




ZE6 Block Diagram




Quanta Computer Inc.	
PROJECT : ZE6	
Date	Document Number
Block Diagram	
Date: Friday, March 11, 2011	Page: 1 of 36

<http://laptop-motherboard-schematic.blogspot.com/>


CLK GEN (CLK)



Clock Gen I2C



VR PWRGD



FSC	FSB	Frequency
0	0	133MHz
0	1	160MHz
1	1	200MHz
1	0	100MHz

no connect PBA to CPU, due to there is no PBA pin for CPU, need to check clock low to handle it to CPU CLK_RESET

0221 : follow vendor's suggestion, change from 10K to 4.7K

0 = Pin 4344 as CPU_I2P
0 = Pin 4344 as SRC_1
pin 10 has internal pull down resistor

1 = Pin 11 as 33MHz
0 = Pin 11 as 25MHz

(H) CPU_BSEL1 R215 10K 4 CLK_BSEL1_FSB
(H) CPU_BSEL2 R198 10K 4 CLK_BSEL2_FSB

Quanta Computer Inc.





PROJECT : ZR6

CLOCK GENERATOR

Doc: Friday, March 11, 2011

Page: 2 of 35


DDR STD (DDR)




Quanta Computer Inc.
PROJECT : ZE6

Size	Document Number	Rev
	DDR3 SO-DIMM-0	1A
Date:	Friday, March 11, 2011	Sheet 3 of 35


<http://laptop-motherboard-schematic.blogspot.com/>




CPU FAN CTRL(THM)



CPU Thermal monitor(THM)



125 Degree Protection(CPU)



<http://laptop-motherboard-schematic.blogspot.com/>

Quanta Computer Inc.


PROJECT : ZE6

Pineview DM/Display

Doc: Friday, March 11, 2011

Sheet 4 of 36


Rev 1B




Quanta Computer Inc.
PROJECT : ZE6


Size	Document Number	Rev
	Pineview DDR	1B
Date:	Friday, March 11, 2011	Sheet 5 of 35


<http://laptop-motherboard-schematic.blogspot.com/>




 Quanta Computer Inc. PROJECT : ZB6		Rev 1B
Date: Friday, March 11, 2011	Sheet 7 of 35	

<http://laptop-motherboard-schematic.blogspot.com/>







NOTE :
1. CPUSLP# is supported only on nettop platforms.

 Quanta Computer Inc. PROJECT : ZE6		Size	Document Number	Rev
				1B
Tiger Point Sata/Host		Date:	Friday, March 11, 2011	Sheet 9 of 35

<20090601(A1A)_Checklist Rev0.7>
Strap1#/strap2#: signals have weak internal pull-ups



ICH Boot BIOS select

PCH_GPIO17 (INT PU)	PCH_GPIO48 (INT PU)	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC (Default)




A16 SWAP Override strap

PCH_A16WP (INT PU)	Low = A16 swap override enabled High = Default


IRQ	Description
PIRQA	USB UHCI Controller #1, #4
PIRQB	AC'97 Codec; option for SMBUS
PIRQC	USB UH Controller #3; SATA/IDE Native Mode
PIRQD	USB UHCI Controller #2
PIRQE	Internal LAN; Option for SCI, TCO, HPET#0,1,2
PIRQF	Option for SCI, TCO, HPET#0,1,2
PIRQG	Option for SCI, TCO, HPET#0,1,2
PIRQH	USB EHCI Controller; Option for SCI, TCO, HPET#0,1,2

PCI_GNT#2	Internal PU Should not be PD
-----------	---------------------------------




Quanta Computer Inc.
PROJECT : ZE6


Size	Document Number	Rev 1B
TigerPoint PCI(3/6)		
Date:	Friday, March 11, 2011	Sheet 10 of 35




debug port for google require




RTC(RTC)



Platform Reset



TPT Power OK



ACZ_SDOUT (INT PD)	ACZ_SYNC (INT PD)	Description
0	0	* 4 x 1s
1	0	Reserved
0	1	Reserved
1	1	1 x 4s(1 port/4 lanes)

INTVRMEN	Description
1	Enable internal VccSus1_5 VRM (default)
0	Disable


Quanta Computer Inc.
PROJECT : ZE6

TigerPoint GPIO


Document Number: **TigerPoint GPIO** Rev 1A
 Date: **Friday, March 11, 2011** Sheet 11 of 35

1.Level 1 Environment-related Substances should NEVER be Used.
 2.Purchase link, part#, wire code, and Molding resins only from the business Partners that Sony approves as Green Partners.


<Layout note>
Place 0402 caps close to ball
Place 0603/0805 caps close to ICH




1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

 Quanta Computer Inc. PROJECT : ZB6		Rev
		1B
TigerPoint Power		
Date:	Friday, March 11, 2011	Sheet 12 of 35






<http://laptop-motherboard-schematic.blogspot.com/>



1. Level 1 Environment-related Substances Should NEVER be Used.
 2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

 Quanta Computer Inc. PROJECT : ZE6		Rev
		1B
TigerPoint GND		
Date:	Friday, March 11, 2011	Sheet 13 of 35

<http://laptop-motherboard-schematic.blogspot.com/>




Quanta Computer Inc.
PROJECT : Z86
CRTLVD5

Size	Document Number	Rev
14	14	1


Date: Friday, March 11, 2011

<http://laptop-motherboard-schematic.blogspot.com/>


TOUCH PAD (TPD)




BLUETOOTH(BTM)




KEYBOARD (KBC)



LED/SW (UIF)



PWR Button



PWR: Blue Vf: 2.55-3.15V, If=20mA
 SUS: Orange Vf=1.6-2.0V, If=20mA

W/O 3G: use BB0R0083Z00
 W 3G: use BBB00023Z0A

<20090609(A1A)_Checklist Rev1.0>
 Need the buffer for LED driving capability since the IOL is 6mA only.

Quanta Computer Inc.
PROJECT : ZE6


Size	Document Number	Rev
	KB/BT/TP/LED/Power Connector	1B
Date	Friday, March 11, 2011	Sheet 15 of 35

USB for iPod charge (USB)


Enable USB Charger						
	AC	DC (Battery > Setting%)		DC (Battery < Setting%)		
	S3	S4/S5	S3	S4/S5	S3	S4/S5
Charge Feature	○	○	○	○	△	X
Wake Feature	X		X		X	

Disable USB Charger						
	AC	DC (Battery > Setting%)		DC (Battery < Setting%)		
	S3	S4/S5	S3	S4/S5	S3	S4/S5
Charge Feature	△	X	△	X	△	X
Wake Feature	○		○		○	

Note 1: Devices can be charged or not should same as other USB ports




B-Test:
 have charge IC function: stuff U10, U23, R369, C179, R376, R377, R380, R381
 no charge IC function : stuff R368, R378, R379, R382, R383






System Status:
 > Lo: AM, autodetection charger identification active.
 > HI: PM, pass-through mode active, DP/DM connected to TDP/TDM.

USB(USB)




Quanta Computer Inc.
 PROJECT : ZE6
 USB on Board/LED/SW/HOLE
 Date: Friday, March 11, 2011 Page: 17 of 35


<http://laptop-motherboard-schematic.blogspot.com/>



TRANSFORMER (LAN)




RJ45 Connector (LAN)



11/18 change connector pin define
Main:DFTU12PR087
White LED:pin9(-),pin10(+)
Amber LED:pin11(-),pin12(+)


Quanta Computer Inc.
PROJECT : ZEB

Size	Document Number	Rev
	LAN RTL8105TA-VC-CG	1B
Date:	Friday, March 11, 2011	Sheet 18 of 35




<http://laptop-motherboard-schematic.blogspot.com/>

Mini Card(MNC)




Mini Card 2 / GPS(MNC)




Quanta Computer Inc.
PROJECT : ZEG
Mini-Card/WL/3G/SIM
Date: Feb, March 11, 2011

<http://laptop-motherboard-schematic.blogspot.com/>


EC (KBC)




Hole




Power Sequence Connector 30pin (CPU)




1	GNND	11	HWPG_1.5V	21	HWPG
2	INBSWON#	12	MAINCN	22	VRON
3	BS_ON	13	+3V	23	VCORE
4	+3V_BS	14	+5V	24	VR_PWRGD_CK410#
5	+5V_BS	15	+1.05V	25	HWPG_PWRGD
6	BC_RSMRST#	16	+1.5V	26	BC_PWRGD
7	DNBSWON#	17	HWPG_1.05V	27	TPT_PWRGD
8	SUBCN	18	+1.8V	28	H_PWRGD
9	+3VBSUB	19	VCCGFX	29	PLTRST#
10	+1.5VBSUB	20	HWPG_VCCGFX	30	RESERVE



Quanta Computer Inc.
 PROJECT : ZR6
 HDM(1/2)
 Date: Friday, March 11, 2011 Page 23 of 35 Rev 1A



<http://laptop-motherboard-schematic.blogspot.com/>



<http://laptop-motherboard-schematic.blogspot.com/>




Quanta Computer Inc.

PROJECT : ZE6

S2a	Document Number	Rev
	VCore (IMAX8796GTJ+)	1A
Date:	Friday, March 11, 2011	Sheet 28 of 35

<http://laptop-motherboard-schematic.blogspot.com/>

[PWM]



$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

I(ripple current)
 = (19-1.5) * 1.5 / (2.2u * 400k * 9)
 = -1.57A
 Vtrip = (10 - 1.57 / 2) * 14mohm = 0.129V
 RILIM = Vtrip / 10uA = 12.901Kohm


TDC : 2A
 PEAK : 2.7A
 Width : 80mil

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Quanta Computer Inc.
 PROJECT : ZE6

Size	Document Number	Rev
	DDR 1.5V(TPS51116)	1A
Date:	Friday, March 11, 2011	Sheet 27 of 35

<http://laptop-motherboard-schematic.blogspot.com/>




$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$
 $TON = 3.85p * 1M * 1 / (Vin - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$


$I(ripple\ current)$
 $= (19 - 1.05) * 1.05 / (2.2u * 272k * 19)$
 $\approx 1.658A$
 $R_{th} = 14m * (9 - 0.829) / 20uA$
 $RILIM = 5.719Kohm$

$VOUT = (1 + R1/R2) * 0.75$


+1.05VSUS
 1.05 Volt +/- 5%
 TDC : 5.5A
 PEAK : 7.3A
 OCP : 9A
 Width : 220mil



Quanta Computer Inc.
 PROJECT : ZB6

Size	Document Number	Rev
	+1.05V(G5602)	1A
Date:	Friday, March 11, 2011	Sheet 28 of 35




<http://laptop-motherboard-schematic.blogspot.com/>



		
Quanta Computer Inc.		
PROJECT : ZE6		
Size	Document Number	Rev
	Thermal protect	1A
Date:	Friday, March 11, 2011	Sheet 30 of 35


<http://laptop-motherboard-schematic.blogspot.com/>



Quanta Computer Inc.
PROJECT : ZE6

Size	Document Number	Rev
	Clock Distribution Diagram	1B
Date: Friday, March 11, 2011	Sheet	31 of 35


<http://laptop-motherboard-schematic.blogspot.com/>



POWER	Distribution
VIN	LCD Backlight
VCC_CORE	CPU
+5VPCU	USB Connector
+5V_S5	TFT, TPT
+5V	TPT, CRT, TouchPad, Codec, SATA, FAN, HDMI
+3VPCU	RTC, Hall Sensor, Light Sensor, EC, BIOS
+3V_S5	TPT, LAN, LAN EEPROM, RJ45 LED
+3V8US	3G
+3V	CLK_GEN, CPU, TPT, LCD, CCD, DMIC, BT, Codec, WLAN/Wimax, Card reader, EC, DDR, HDMI
+1.5V8US	DDR
+1.8V	CPU, HDMI
+1.5V	CPU, TPT
+0.75V_DDR_VTT	DDR
+SMDR_VREF	CPU, DDR
+1.05V	CLK_GEN, CPU, TPT
VCCGFX	CPU
+2.5V	HDMI



<http://laptop-motherboard-schematic.blogspot.com/>



*Note: EC will sampling SUSB# & SUSC# every 5ms.


ICH SMBUS Table

	CLK GEN	RAM	Mini Card (WLAN)	Mini Card (3G)
(SMB_DATA)/(SMB_CLK) (+3V_S5)	V	V	V	V
Power Plane	+3V	+3V	+3V	+3V_SUS
MOS CKT (Level shift)	Stuff	Stuff	*Reserve	Stuff

*Reserve: There is not SMBUS function in AVL


EC SMBUS Table

	Battery	CPU thermal Sensor	
EC781 SDA1 / SCL1 (+3VPCU)	V		
EC781 SDA2 / SCL2 (+3V)		V	
EC781 SDA3 / SCL3 (+3VPCU)			
Power Plane	+3VPCU	+3V	
MOS CKT (Level shift)	X	X	



<http://laptop-motherboard-schematic.blogspot.com/>


SLP_S3#(SUSB#):
Control non-critical power plane when system into S3(Suspend to RAM)/S4(Suspend to Disk)/S5(Soft off).
SLP_S4#(SUSC#):
Control non-critical power plane when system into S4(Suspend to Disk)/S5(Soft off).Used to control DRAM power



<http://laptop-motherboard-schematic.blogspot.com/>

Model	REV	CHANGE LIST	MODEL	ZE6	
				FROM	To
ZE6 MB	A1	FIRST RELEASED: (PCB:A) Page 2 : add R374 for CLK GEN change version Page 11 : change RTC connector type from SMT to holder. Page 15 : modify TP connector pin define Page 16 : modify audio and mic connector pin define. Page 17 : modify USB charger IC circuit to support or not support charger function.	X	1A	
	B	Page 29 : modify 1.8V IC enable signal to HWPG_1.05V 20110117 Page 15 : add CP1-CP6 for EMI issue 20110117 Page 15 : for EMI issue: change R232,R233,R234,R235,R236,R231,R211 to bead CX5BB121001 20110118 Page 27 : for EMI issue: add PC96 ,PC32 and stuff PR48, PC29 20110118 Page 30 : Thermal temperature setting at 75C, change PR42 from 1.54K/F to 1.3K/F 20110131 Page 14 : add 5V into LCD connector for IVO panel to use.			
	B				
	1D				

DOC NO.	PROJECT MODEL : 11.6	APPROVED BY:	DATE: 2009/12/05
	PART NUMBER:	DRAWING BY:	REVISION: 1B



Quanta Computer Inc.
PROJECT : ZE6

Size: Document Number: Change list Rev: 1B
Date: Friday, March 11, 2011 Sheet 35 of 35

<http://laptop-motherboard-schematic.blogspot.com/>