




ZQ1 BLOCK DIAGRAM



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDR1)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)



Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER		S0-S5
+RTC_CELL	+3V~+3.3V	RTC		S0-S5
+3VPCU	+3.3V	8051 POWER	ALWON	S0-S5
+5VPCU	+5V	CHARGE POWER	ALWON	S0-S5
+15V	+15V	LARGE POWER	+15V_ALWP	S0-S5
3V_LAN_S5	+3.3V	LAN POWER	AUX_ON	
+5VSUS	+5V		SUSD	
+3VSUS	+3.3V		SUSD	
+1.5V_SUS	+1.5V	SODIMM POWER	SUSON	
+0.75V_DDR_VTT	+0.9V	SODIMM POWER	MAINON	
+5V	+5V		MAIND	
+3V	+3.3V		MAIND	
+1.8V	+1.8V		MAINON	
+1.5V	+1.5V	PCH POWER	MAIND	
+1.1V_VTT	+1.05V~+1.1V	CPU POWER	MAINON	
+1.05V	+1.05V	PCH POWER	MAINON	
+VCC_CORE	0V~+1.5V	CPU CORE POWER	VRON	
LCDVCC	+3.3V	LCD Power	LVDS_VDDEN	
MBAT+	+10V~+17V	MAIN BATTERY		
+5V_S5	+5V		S5_ON	
+3V_S5	+3.3V		S5D	


Thermal Follow Chart




Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
Date: Wednesday, December 16, 2009	PWR Status & GPU PWR CRL & THRM	1A
Sheet	2	of 48

CLK Gen(CLK)




CPU_CLK select(CLK)




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus(CLK)






CLK Enable(CLK)



Quanta Computer Inc.
PROJECT : ZQ1


Size	Document Number	Rev
	Clock Generator	1A
Date:	Friday, January 22, 2010	Sheet 3 of 48

AUBURNDALE/CLARKSFIELD PROCESSOR (DMI,PEG,FDI)




	STD
FOX	DGG*9000024
LTS	DGG*9000022
SUY	
MLX	
Standard: rpga989-aca-zif-069-k01-socket	
Reverse: PZ98927-364R-01F-SOCKET	


Thermaltrip protect(CPU)




VTT PWR_Good(CPU)



Processor pull-up(CPU)




JTAG MAPPING(CPU)



Scan Chain (Default)	STUFF -> R469, R491, R507 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R469, R489, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469

Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rw
	AUBURND_A/14	1A
Date:	Friday, January 22, 2010	Sheet 4 of 48




Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.


Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	AUBURNDA 2/4	1A
Date:	Friday, January 22, 2010	Sheet 5 of 48

CPU Core Power U28F





VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
VCC96
VCC97
VCC98
VCC99
VCC100



VTT_SELECT
H_VTTVID1 = Low, 1.1V
H_VTTVID1 = High, 1.05V

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)




H_VID0
H_VID1
H_VID2
H_VID3
H_VID4
H_VID5
H_VID6
H_DPRSPLVPR
H_PSI#

H_VTTVID1 = Low, 1.1V
H_VTTVID1 = High, 1.05V

HFM_VID : Max 1.4V
LFM_VID : Min 0.65V

AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)


Quanta Computer Inc.
PROJECT : Zq1
Rev 1A
Date: Friday, January 22, 2010 Sheet 6 of 48



Processor Strapping The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

CFG[1:0] - PCI_Epress Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG




The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed. (ES1 only)

Quanta Computer Inc.
PROJECT : ZQ1


Size Document Number
AUBURND4/4

Date: Friday, January 22, 2010 Sheet 7 of 48 Rev 1A


PCH1 (CLG) IBEX PEAK-M (DMI, FDI, GPIO)




IBEX PEAK-M (LVDS, DDI)



PCH Pull-high/low(CLG)




System PWR_OK(CLG)




Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	IBEX PEAK-M /16	1A
Date:	Friday, January 22, 2010	Sheet 8 of 48

RTC Circuitry(RTC)




HDA Bus(CLG)




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.

PCH SPI(CLG)




PCH2(CLG)



PCH Strap Table



Pin Name	Strap description	Sampled	Configuration	ZQ1 note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 - R601 - *10K_4 - SPKR												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R517 - *10K_4 - PCI_GNT3# (10)												
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC - R567 - 330K_4 - PCH_INVRMEN												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK		R249 - *1K_4 - C-test R248 - *1K_4 - C-test R255 - *1K_4 - C-test R256 - *1K_4 - C-test PCI_GNT0# (10) PCI_GNT1# (10)												
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V0 - R590 - *1K_4 - NV_ALE - NV_ALE (10)												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V0 - R591 - *1K_4 - NV_CLE - NV_CLE (10)												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	R277 - *1K_4 - HDA_DOCK_EN# R273 - *10K_4												
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0 - R627 - *1K_4 - SPI_SI_R												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)													
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)	+3V_S5 - R340 - *10K_4 - RSV_GPIO8 (11)												
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_S5 - R349 - *1K_4 - CR_WAKE# (11)												

IBEX PEAK-M (HDA, JTAG, SATA)




Note:
SATA port2/3 may not be available on all PCH sku
(HM55 support 4port only)


8/13 Swap Lan and WLAN/ Lan chagne to port 1




PLTRST#(CLG)



PCI/USBOC# Pull-up(CLG)



CLK_REQ/Strap Pin(CLG)



AI6 swap override Strap/Top-Block Swap Override jumper

PCI_GNT3# Low = AI6 swap override/Top-Block Swap override enabled High = Default

Boot BIOS Strap

GNT#	GNT#	Boot BIOS Location
0	0	LR
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI



Danbury Technology Enabled

NV_ALE High = Enable Low = Disable

DMI Termination Voltage

NV_CLE Set to Vcc when LOW Set to Vcc/2 when HIGH

SMBus/Pull-up(CLG)



Quanta Computer Inc.

PROJECT : ZQ1


Size Document Number
IBEX PEAK-M 3/6

Date: Friday, January 22, 2010 Sheet 10 of 48

PCH4 (CLG)


IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

GPU RST#(CLG)



SATA5GP / GPIO49 / TEMP_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose

GPIO Pull-up/Pull-down(CLG)



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------







BOARD_ID0	High = JV41/JM41 Low = JM51
RSV_GPIO8	High = Disable Low = Enable

Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A
Date:	Friday, January 22, 2010	Sheet 11 of 48

PCH5 (CLG)

IBEX PEAK-M (POWER)






Quanta Computer Inc.

PROJECT : ZQ1

Size Document Number
IBEX PEAK-M /56

Date: Friday, January 22, 2010 Sheet 12 of 48

IBEX PEAK-M (GND)





<http://hobi-elektronika.blogspot.com/>


Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	IBEX PEAK-M 6/6	1A
Date:	Wednesday, December 16, 2009	Sheet 13 of 48

DDR_STD (DDR)




Place these Caps near So-Dimm0.



	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080

Standard 4H type:DDR-C-2013289-204p







- M1:PWR SMDRR_VREF
- M1+:voltage divider(Default)
- M3:CPU VREF_DQ_DIMM0

Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	DDRIII SO-DIMM-0	1A
Date:	Friday, January 22, 2010	Sheet 14 of 48

<http://hobi-elektronika.blogspot.com/>

DDR_STD (DDR)



	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080

- M1:PWR SMDRR_VREF
- M1+:voltage divider(Default)
- M3:CPU VREF_DQ_DIMM0



Quanta Computer Inc.

PROJECT : ZQ1


Size: Document Number: **DDRII SO-DIMM-1** Rev: 1A

Date: Friday, January 22, 2010 Sheet: 15 of 48

CPU XDP Connector(CPU)



S3 leakage solution(CLG)






Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
XDP		1A
Date:	Friday, January 22, 2010	Sheet 16 of 48

GPU_1(VGA)

U23A

0518 SWAP PCIE for VGA side



PCI EXPRESS INTERFAC



For Broadway, Madison and Park the PWRGOOD ball must be connected to ground



For M97, Broadway, Madison and Park PCIE_VDDC is 1.0V

Madison	AJ007720T02
Park	AJ077400T08

Quanta Computer Inc.
PROJECT : ZQ1


Size	Document Number	Rev
	Madison/Park M2-PCIE I/F	1A
Date:	Friday, January 22, 2010	Sheet 17 of 48

GPU Power-on sequence

- 1 => +VGPU_CORE
- 2 => +VGPU_IO
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +3V_D
- 6 => +1.8V_GPU
- 7 => dGPU_PWROK

1.8V GPIO





3.3V GPIO



<http://hobi-elektronika.blogspot.com/>

Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	Madison/Park M2-HOST I/F	1A
Date:	Friday, January 22, 2010	Sheet 18 of 48



Used for Pack-M2

Note by AN_M96_C1

Used for Madison-M2

SW@MadisonPark_M2

MEM_CALR#0, MEM_CALR#1, MEM_CALR#2, MEM_CALR#1, MEM_CALR#0, MEM_CALR#2, MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2


MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2


MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2

MEM_CALR#1, MEM_CALR#0, MEM_CALR#2




MEMORY INTERFACE A




QSA[7..0]

QSA#7..0]





MEMORY INTERFACE B





QSB[7..0]

QSB#7..0]




SW@MadisonPark_M2



MEM_RST# (23.24)

For DDR3, MVDDQ = 1.5V (7.5A)



Pin different between Broadway and Madison

Pin	Broadway	Madison
N27	VDDC	B1F_VDDC
AL31	TS_A	NC_TS_A
AL21	GND	PX_SW

VDDC pins


Pin	Madison	Broadway
AD11	VDDC1	VDDC1
AD12	VDDC2	VDDC2
AD13	VDDC3	VDDC3
AD14	VDDC4	VDDC4
AD15	VDDC5	VDDC5
AD16	VDDC6	VDDC6
AD17	VDDC7	VDDC7
AD18	VDDC8	VDDC8
AD19	VDDC9	VDDC9
AD20	VDDC10	VDDC10
AD21	VDDC11	VDDC11
AD22	VDDC12	VDDC12
AD23	VDDC13	VDDC13
AD24	VDDC14	VDDC14
AD25	VDDC15	VDDC15
AD26	VDDC16	VDDC16
AD27	VDDC17	VDDC17
AD28	VDDC18	VDDC18
AD29	VDDC19	VDDC19
AD30	VDDC20	VDDC20
AD31	VDDC21	VDDC21
AD32	VDDC22	VDDC22
AD33	VDDC23	VDDC23
AD34	VDDC24	VDDC24
AD35	VDDC25	VDDC25
AD36	VDDC26	VDDC26
AD37	VDDC27	VDDC27
AD38	VDDC28	VDDC28
AD39	VDDC29	VDDC29
AD40	VDDC30	VDDC30
AD41	VDDC31	VDDC31
AD42	VDDC32	VDDC32
AD43	VDDC33	VDDC33
AD44	VDDC34	VDDC34
AD45	VDDC35	VDDC35
AD46	VDDC36	VDDC36
AD47	VDDC37	VDDC37
AD48	VDDC38	VDDC38
AD49	VDDC39	VDDC39
AD50	VDDC40	VDDC40
AD51	VDDC41	VDDC41
AD52	VDDC42	VDDC42
AD53	VDDC43	VDDC43
AD54	VDDC44	VDDC44
AD55	VDDC45	VDDC45
AD56	VDDC46	VDDC46
AD57	VDDC47	VDDC47
AD58	VDDC48	VDDC48
AD59	VDDC49	VDDC49
AD60	VDDC50	VDDC50
AD61	VDDC51	VDDC51
AD62	VDDC52	VDDC52
AD63	VDDC53	VDDC53
AD64	VDDC54	VDDC54
AD65	VDDC55	VDDC55
AD66	VDDC56	VDDC56
AD67	VDDC57	VDDC57
AD68	VDDC58	VDDC58
AD69	VDDC59	VDDC59
AD70	VDDC60	VDDC60
AD71	VDDC61	VDDC61
AD72	VDDC62	VDDC62
AD73	VDDC63	VDDC63
AD74	VDDC64	VDDC64
AD75	VDDC65	VDDC65
AD76	VDDC66	VDDC66
AD77	VDDC67	VDDC67
AD78	VDDC68	VDDC68
AD79	VDDC69	VDDC69
AD80	VDDC70	VDDC70
AD81	VDDC71	VDDC71
AD82	VDDC72	VDDC72
AD83	VDDC73	VDDC73
AD84	VDDC74	VDDC74
AD85	VDDC75	VDDC75
AD86	VDDC76	VDDC76
AD87	VDDC77	VDDC77
AD88	VDDC78	VDDC78
AD89	VDDC79	VDDC79
AD90	VDDC80	VDDC80
AD91	VDDC81	VDDC81
AD92	VDDC82	VDDC82
AD93	VDDC83	VDDC83
AD94	VDDC84	VDDC84
AD95	VDDC85	VDDC85
AD96	VDDC86	VDDC86
AD97	VDDC87	VDDC87
AD98	VDDC88	VDDC88
AD99	VDDC89	VDDC89
AD100	VDDC90	VDDC90

PowerPress control signal for Madison and Park only
 If not used, can be disconnected.
 PX_EN = LOW, turn on
 PX_EN = HIGH, turn off
 PX_EN is used to turn ON/OFF some regulators for PowerPress mode. An output high '3.3V' will turn the regulators OFF. An output low '0V' will turn the regulators ON. PX_EN outputs low (0V) by default.
 If this signal is unused, it can be NC (not connected) or connected to ground.

Pin AL21 to Ground for Broadway

QUANTA Computer Inc.
 PROJECT : ZQ1
 Size: Document Number: **MadisonPark M2 (PWR/GND)** Rev: 1A
 Date: Friday, January 22, 2010 Sheet: 20 of 48


GPU_5(VGA)



Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	Madison/Park M2 (DP_PWR/GND)	1A
Date:	Thursday, January 21, 2010	Sheet 21 of 48

PIN STRAPS(VGA)




ROM Table		
Manufacturer	Part Number	Code
Numonyx ST Microelectronics	M25P05A	100
	M25P10A	101
	M25P20	101
	M25P40	101
	M25P80	101
Chingis PMC	Pm25LV512A	100
	Pm25LV010A	101

ROM Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	1	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	101	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM(VGA)





DDR3 Memory Aperture size(GPU)

DDR3 Memory Aperture size						
Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix			512Mb	1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1Gb	1	0	0
			2Gb	1	0	1
Samsung			512Mb			
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	1Gb	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2Gb	0	0	1
AMD	23EY2387MA12-SZ	AKD5LGGT700	1Gb	0	1	0

Thermal Sensor(VGA)

Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16



RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

Quanta Computer Inc.
PROJECT : ZQ1


Size Document Number Strip/Thermal Rev 1A
Date: Friday, January 22, 2010 Sheet 22 of 48

- (19) VMA_DQ[63..0] VMA_DQ[63..0]
- (19) VMA_DM[7..0] VMA_DM[7..0]
- (19) VMA_RDQS[7..0] VMA_RDQS[7..0]
- (19) VMA_WDQS[7..0] VMA_WDQS[7..0]

CHANNEL A: 512MB DDR3 (16*64M*4pcs)


Park, M92M Use Channel B Memory Interface Only

QSA[7..0] QSA#[7..0]










TOP Left

BOT Left



BOT Right

TOP Right




<http://hobi-elektronika.blogspot.com/>

Quanta Computer Inc.
PROJECT : ZQ1
 Size Document Number
MEMORY 1 channel A
 Date: Friday, January 22, 2010 Sheet 23 of 48

CHANNEL B: 512MB DDR3 (16*64M*4pcs)


- (19) VMB_DQ[63..0] VMB_DQ[63..0]
- (19) VMB_DM[7..0] VMB_DM[7..0]
- (19) VMB_RDQS[7..0] VMB_RDQS[7..0]
- (19) VMB_WDQS[7..0] VMB_WDQS[7..0]

QSA[7..0]
QSA#[7..0]








BOT Down

TOP Down



TOP Up

BOT Up





<http://hobi-elektronika.blogspot.com/>



Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
		1A
Date:	Friday, January 22, 2010	Sheet 24 of 48


CRT(CRT)




LVDS(LDS)




LCD Power(LDS)




Backlight Control(LDS)



CCD&DMIC Conn.(CCD)



CAMERA Module(CCD)




TI	AL3DV421V00
Pericom	AL000412W00


dGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS

INT LVDS DIGON	RNS	1	2	IV@0.4P2R	LVDS VDDEN
INT LVDS BLON	RNT	2	3	4	LVDS BLON
INT TXCLKOUT+	RN1	3	4	IV@0.4P2R	TXCLKOUT+
INT TXCLKOUT-	RN2	4	5	4	TXCLKOUT-
INT TXLCLKOUT+	RN3	5	6	4	TXLCLKOUT+
INT TXLCLKOUT-	RN4	6	7	4	TXLCLKOUT-
INT TXLOUT0+	RN5	7	8	4	TXLOUT0+
INT TXLOUT0-	RN6	8	9	4	TXLOUT0-
INT TXLOUT1+	RN7	9	10	4	TXLOUT1+
INT TXLOUT1-	RN8	10	11	4	TXLOUT1-
INT TXLOUT2+	RN9	11	12	4	TXLOUT2+
INT TXLOUT2-	RN0	12	13	4	TXLOUT2-


HDMI HPD(HDM)




HDMI LEVEL SHIFTER(HDM)





PS8101 :: AL008101000




(HDM)



EMI reserve for HDMI(HDM)




HDMI connector(HDM)




Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev	1A
	HDMI		
Date:	Friday, January 22, 2010	Sheet	26 of 48


Giga-LAN AR8151(LAN)



TRANSFORMER(LAN)





RJ45(LAN)





MINI-CARD WLAN(MPC)

+3.3V: 1000mA
 +3.3Vaux: 330mA
 +1.5V: 500mA




MINI-CARD 3G(MNC)Reserve for JV41-CP



A: (10/17)FAE confirm:
 3G module need +3VSUS and no need +1.5V and no need SMBUS


SIM CARD FFC connector(RFM)




Quanta Computer Inc.
 PROJECT : ZQ1

Size	Document Number	Rev
	Mini-Card/WL/3G/SIM	1A
Date:	Friday, January 22, 2010	Sheet 28 of 48


SATA HDD(HDD)




SATA ODD (ODD)



HOLE(OTH)



ODD POWER(ODD)




Connect to PCH(GPIO21) pin Y9 and EC pin28(GPIO53)


Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
Date	Friday, January 22, 2010	1A
SATA-HDD/ODD/HOLE		
Sheet 29 of 48		


Codec(ADO)




Power (ADO)




LINE-OUT/SPDIF(AMP)




MIC(AMP)



Mute(ADO)




Internal Speaker(AMP)




Cardreader(MMC)

4 IN 1 CARD READER (MMC)





Main	DFHD36MS012
Second	DFHD38MS013

Close to CN14 pin 14 & pin23
4.7u CAP close to pin23



Close to connector




CTRL0, CTRL 1 trace length shorter,
and surround with GND.

SD write protect
1:decided by SDWP(Default)
0:letting SD always
write-able


Clock input selection
'1' for 48MHz input [Default]
'0' for 12MHz input

crystal trace width needs at least 10 mils.


USB PORT(USB)




USB BOARD CONN(USB)




BLUETOOTH CONN(BTM)



TOUCHPAD BOARD CONN(TPD)




TP SWITCH(UIF)




Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev 1A
eSATA/USB		
Date:	Friday, January 22, 2010	Sheet 32 of 48


POWER BOARD CONN(UIF)



LED(UIF)






SW BOARD CONNECTOR(UIF)





Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	POWER BOARD/LED/SW DB	1A
Date:	Friday, January 22, 2010	Sheet 33 of 48

14" K/B(KBC)




EE RETURN-PATH CAPACITORS(EMC)




STITCHING for LPC




CPU FAN(THM)







Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	KB/FAN/EE RETURN CAP	1A
Date:	Friday, January 22, 2010	Sheet 34 of 48


EC(KBC)



I/O ADDRESS SETTING(KBC)



POWER-ON Switch(KBC)




INTERNAL KEYBOARD STRIP SET(KBC)



Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	WPCE775C_ODG & FLASH	1A

Date: Friday, January 22, 2010 Sheet 35 of 48




OCP: 10A
 Spec: 5.9A
 $L(\text{ripple current}) = (19-5) * 5 / (2.2\mu * 0.4M * 19) \sim 4.18A$
 $I_{ocp} = 10 - (4.18 / 2) = 7.91A$
 $V_{th} = 7.91A * 14.2m\Omega = 112.322mV$
 $R(I_{lim}) = (112.322mV * 10) / 5\mu A \sim 220K$

OCP: 8A
 $L(\text{ripple current}) = (19-3.3) * 3.3 / (2.2\mu * 0.5M * 19) \sim 2.48A$
 $I_{ocp} = 8 - (2.48 / 2) = 6.67A$
 $V_{th} = 6.67A * 15m\Omega = 94.714mV$
 $R(I_{lim}) = (94.714mV * 10) / 5\mu A \sim 191K$

Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number
SYSTEM 5V/3V (RT8206)	
Date: Friday, January 22, 2010	Rev 1A
Sheet 36	of 48

VID 1.2875V




Panasonic ERT-J1VR103J

Quanta Computer Inc.
 PROJECT : ZQ1

Size	Document Number	Rev
	CPU Core (ISL6282B)	1A
Date:	Friday, January 22, 2010	Sheet 37 of 48

[PWM]





OCP: 18A
1.05V/13.5A

$$V_{OUT} = (1 + R1/R2) * 0.75$$

$TON = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$
 $Frequency = V_{out} / (V_{in} * TON)$
 $TON = 3.85p * 1M * 1 / (V_{in} - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$

AO1718 $R_{dson} = 3 \sim 4.3m\Omega$
 $L(\text{ripple current}) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \sim 3.64A$
 $4.3m * 18 = R_{ILIM} * 20uA$
 $R_{ILIM} = 3.87K \text{ --- } 3.92K$

 Quanta Computer Inc. PROJECT : ZQ1		Size	Document Number	Rev
			+VTT (UP6111A)	1A
Date:	Friday, January 22, 2010	Sheet	38 of 48	



OCP: 10A
1.05V/5.3A

$$R_{ds} * OCP = R_{ILIM} * 20\mu A$$

$$V_{OUT} = (1 + R1/R2) * 0.75$$

$$T_{ON} = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * T_{ON})$$

$$T_{ON} = 3.85p * 1M * 1 / (V_{in} - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$


AO4710 $R_{dson} = 11.7 \sim 14.2m\Omega$

$$L(\text{ripple current}) = (19 - 1.05) * 1.05 / (1\mu * 272k * 19) \sim 3.646A$$

$$14.2m * 10 = R_{ILIM} * 20\mu A$$



$$R_{ILIM} = 7.1K \text{ --- } 7.15K$$


 Quanta Computer Inc. PROJECT : ZQ1		Size	Document Number	Rev
			VCCP 1.05V(UP6111A)	1A
Date: Friday, January 22, 2010		Sheet 39 of 48		



$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

AO1818 $R_{dson} = 3.8 \sim 4.6 \text{ m}\Omega$
 $OCP = 12.21 + 0.5A$
 $L(\text{ripple current}) = (19 - 1.5) * 1.5 / (2.2u * 400k * 19) \sim 1.57A$
 $4.6m * 12 = RILIM * 10uA$
 $RILIM = 5.62K$
 $(10u * PR35) / R_{dson} + \Delta I / 2 = I_{ocp}$





Frequency(PR220=200K) 300K

AMD Madison VID Table


GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.05V
1	0	1.0V
0	1	0.95V
1	1	0.9V

PR9 = 44.2K
 PR14 = 49.9K
 PR1 = 470K
 PR19 = 220K

AMD Park VID Table


GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.12V
1	0	1.05V
0	1	0.95V
1	1	0.9V

PR9 = 39.2K CS33922FB15
 PR14 = 49.9K
 PR1 = 332K CS43322FB15
 PR19 = 130K CS41302FB00



Quanta Computer Inc.
 PROJECT : ZQ1

Size	Document Number	Rev
	GPU CORE(MAX8792)	1A
Date:	Friday, January 22, 2010	Sheet 41 of 48




DRC=2.7~3mOhm/2

Load Line=7mV/A
 3m*6.168=0.925m
 0.925m/2.49K=371p
 371p*2*6.87K=6.58m
 OCP
 20u/2*2.42K=24.2m
 24.2m/0.6168=36.64m
 36.64m/3m=12.21A

Spec: 16.5A
 Rating: 25A

22A




1.Level 1 Environment-related Substances should NEVER be Used.
 2.Purchase Ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

Quanta Computer Inc.
 PROJECT : ZQ1


Size Document Number
 +V GFX_AXG (ISL62881) Rev 1A

Date: Friday, January 22, 2010 Sheet 43 of 48





Spec: 1.32A
Rating: 6A

1.76A



Spec: 1.5A
Rating: 6A

2A



Spec: 1.43A
Rating: 7A


1.9A

7/9 change power enable net name to +1.5V_GPU (ZY9B solution)

Add it for S3 leakage circuit


Quanta Computer Inc.
PROJECT : ZQ1

Size	Document Number	Rev
	Discharge(1.8V)	1A
Date:	Friday, January 22, 2010	Sheet 44 of 48



Thermal protection

For EC control thermal protection (output 3.3V)

 Quanta Computer Inc. PROJECT : ZQ1		Rev 1A
Thermal Protection		
Date:	Friday, January 22, 2010	Sheet 46 of 48