

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

<http://hot.electronics.net>
**ICH9M Integrated Platform
 and Pull-down Resistors**

Cantiga chipset and ICH9M I/O controller
Hub strapping configuration
 Montevina Platform Design guide 22339 0.5
 page 218


Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/ GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS1PVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1= The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH -> ICH]: (3->0,2->1,1->2and0->3) DMI x2 mode [MCH -> ICH]: (3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display port and PCIe are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

NOTE:
 1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
 2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
 Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Title	Document Number		Rev
Size A3	JM41 Discrete		SB
Date:	Monday, March 02, 2009	Sheet 2	of 48



ICS9LPRS365YGLFT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR# A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR# A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR# B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 6 0 = CR# B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR# C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR# C controls SRC0 pair (default), 1 = CR#_C controls SRC2 pair

EMI capacitor for Antenna team suggestion

ICS9LPRS365BKLFT-GP-U
71.09365.A03
2nd = 71.08513.003
3RD = 71.00875.C03

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR# D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1 = CR#_D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7# enabled (default) 1 = CR#_F controls SRC5
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#_F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11# enabled (default) 1 = CR#_G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#_H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size: Document Number **JM41 Discrete** Rev **SB**

Date: Monday, March 02, 2009 Sheet 3 of 48

VCC_CORE




VCC_CORE

CPU1D 4 OF 6

- F32 VCC
- G33 VCC
- H32 VCC
- J33 VCC
- K32 VCC
- L36 VCC
- M32 VCC
- N33 VCC
- P32 VCC
- R33 VCC
- T32 VCC
- U33 VCC
- V32 VCC
- W33 VCC
- Y32 VCC
- AA33 VCC
- AB32 VCC
- AC33 VCC
- AD32 VCC
- AE33 VCC
- AF32 VCC
- AG33 VCC
- AH32 VCC
- AJ33 VCC
- AK32 VCC
- AL33 VCC
- AM32 VCC
- AN33 VCC
- AP32 VCC
- AR33 VCC
- AT34 VCC
- AU33 VCC
- AV32 VCC
- AY32 VCC
- BB32 VCC
- BD32 VCC
- B28 VCC
- B30 VCC
- B26 VCC
- D28 VCC
- D30 VCC
- F30 VCC
- F28 VCC
- H30 VCC
- H28 VCC
- D26 VCC
- F26 VCC
- H26 VCC
- K30 VCC
- K28 VCC
- M30 VCC
- M28 VCC
- K26 VCC
- M26 VCC
- P30 VCC
- P28 VCC
- T30 VCC
- T28 VCC
- V30 VCC
- V28 VCC
- P26 VCC
- T26 VCC
- V26 VCC
- Y30 VCC
- Y28 VCC
- AB30 VCC

- AB28 VCC
- AD30 VCC
- AD28 VCC
- Y26 VCC
- AB26 VCC
- AD26 VCC
- AE30 VCC
- AE28 VCC
- AH30 VCC
- AH28 VCC
- AE26 VCC
- AH26 VCC
- AK30 VCC
- AK28 VCC
- AM30 VCC
- AM28 VCC
- AP30 VCC
- AP28 VCC
- AK26 VCC
- AM26 VCC
- AP26 VCC
- AT30 VCC
- AT28 VCC
- AV30 VCC
- AV28 VCC
- AY30 VCC
- AY28 VCC
- AT26 VCC
- AV26 VCC
- AY26 VCC
- BB30 VCC
- BB28 VCC
- BD30 VCC

- B42 VSS
- F44 VSS
- D42 VSS
- F42 VSS
- H42 VSS
- K42 VSS
- M42 VSS
- P42 VSS
- T42 VSS
- Y42 VSS
- Y42 VSS
- AB42 VSS
- AD42 VSS
- AF42 VSS
- AH42 VSS
- AK42 VSS
- AM42 VSS
- AP42 VSS
- AV44 VSS
- AT42 VSS
- AV42 VSS
- AY42 VSS
- BA43 VSS
- BB42 VSS
- C39 VSS
- E39 VSS
- G37 VSS
- H38 VSS
- J39 VSS
- L39 VSS
- M38 VSS
- N39 VSS
- R39 VSS
- T38 VSS
- U39 VSS
- W39 VSS
- Y38 VSS
- AA39 VSS
- AC39 VSS
- AD38 VSS
- AE39 VSS
- AG39 VSS
- AH38 VSS
- AJ39 VSS
- AL39 VSS
- AM38 VSS
- AN39 VSS
- AR39 VSS
- AR37 VSS
- AT38 VSS
- AU39 VSS
- AU37 VSS
- AW39 VSS
- AW37 VSS
- BA39 VSS
- BC41 VSS
- BD38 VSS
- B36 VSS
- H34 VSS
- D36 VSS
- K34 VSS
- M34 VSS
- M36 VSS
- P34 VSS
- T34 VSS
- V34 VSS
- T36 VSS
- Y34 VSS
- AB34 VSS
- AD34 VSS
- Y36 VSS
- AD36 VSS
- AF34 VSS
- AH34 VSS
- AH36 VSS
- AK34 VSS
- AM34 VSS
- AM36 VSS
- AP34 VSS
- AR35 VSS
- VSS
- VSS
- AU35
- AV35
- AV33
- AY34
- AT36
- AV36
- BA33
- BC33
- BB36
- BD36
- C27
- C29
- C31
- E29
- E27
- G29
- G27
- E31
- G31
- J29
- J27
- L29
- L27
- N29
- N27
- J31
- L31
- N31
- R29
- R27
- U29
- U27
- W29
- W27
- W31
- AA29
- AA27
- AC29
- AC27
- AA31
- AC31
- AE29
- AE27
- AG29
- AG27
- AJ29
- AJ27
- AE31
- AG31
- AJ31
- AL29
- AL27
- AN29
- AN27
- AL31
- AN31
- AR29
- AR27
- AR31
- AU29
- AU27
- AW29
- AW27
- AU31
- AV31
- BA29
- BA27
- BC29
- BC27
- BA31
- BC31
- C21
- C23
- C25
- E25
- E23
- E21





緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: CPU (2 of 3)


Size: Document Number: Rev: SB

Date: Monday, March 02, 2009 Sheet 5 of 48



Place them near to the chip (< 0.5")





layout take note











Table of pin connections for NB18, including RSV7D, CLK, CPU, PM, ME, MISC, and HDA sections.


Table of pin connections for NB1C, including L_BKLT_CTRL, L_BKLT_EN, L_CTRL_CLK, L_CTRL_DATA, L_DDC_DATA, L_VDD_EN, L_VDS_IBG, L_VDS_VBG, L_VDS_VREFH, L_VDS_VREFL, L_VDSA_CLKW, L_VDSA_CLK, L_VDSB_DATA#_0, L_VDSB_DATA#_1, L_VDSB_DATA#_2, L_VDSB_DATA#_3, L_VDSB_DATA_0, L_VDSB_DATA_1, L_VDSB_DATA_2, L_VDSB_DATA_3, TV_DAC, TV_DAC2, TV_DAC3, TV_RTN, TV_DCONSEL_0, TV_DCONSEL_1, CRT_BLUE, CRT_GREEN, CRT_RED, CRT_IRTN, CRT_DDC_CLK, CRT_DDC_DATA, CRT_HSYNC, CRT_TWO_REF, CRT_VSYNC, CRT_IREF, CL_CLK, CL_DATA, CL_PWROK, CL_RST#, CL_VREF, DDPC_CTRLCLK, DDPC_CTRLDATA, SDVO_CTRLCLK, SDVO_CTRLDATA, CLK_MCH_DEA, MCH_UCH_SYNC, MCH_TSATN, HDA_BCLK, HDA_RST#, HDA_SDI, HDA_SDO, HDA_SYNC.







38 VCC_AGX_SENSE <<< VCC_AGX_SENSE AG13
 38 VSS_AGX_SENSE <<< VSS_AGX_SENSE AF13

U60 (ISL6263ACRZ-1-GP) place near Cantiga



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Cantiga (5 of 6)	
Size	Document Number	Rev	
Date: Monday, March 02, 2009		JM41 Discrete SB	
Sheet 11 of 48			




VSS

VSS NCTF


VSS SCB

NCTF TEST PIN:
B55, BL1, A55, D1, A4

NCTF_VSS_SCB#BL55
NCTF_VSS_SCB#BL1
NCTF_VSS_SCB#A55
NCTF_VSS_SCB#D1
NCTF_VSS_SCB#A4



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,
Taipei Hsien 221, Taiwan, R.O.C.



PCI_GNT#0 and SPD_CS1# have weak internal Pull up

BOOT BIOS Strap

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
A16 swap override strap		
PCI_GNT#3	low = A16 swap override enable	high = default

No Reboot Strap

SPKR LOW = Default High = No Reboot

USB

Pair	Device
0	USB2
1	USB3
2	USB4
3	WIMAX
4	WEBCAM
5	NC
6	NC
7	BLUETOOTH
8	NC
9	USB1
10	MINIC2
11	Cardreader



These R need close SB within 600 mils

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (2 of 4)**






Size: Document Number Rev SB

Date: Thursday, March 05, 2009 Sheet 14 of 48




LCD/CCD CONN

<http://hobi-elektronika.net>
Internal MIC






緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LCD CONN	
Size	Document Number
JM41 Discrete	
Date: Monday, March 02, 2009	Sheet 19 of 48

Hsync & Vsync level shift



DDC_CLK & DATA level shift




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CRT BD CONN**

Size: Document Number: **JM41 Discrete** Rev: **SB**

Date: Monday, March 02, 2009 Sheet 20 of 48

SSD SATA Connector






緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **AUDIO CODEC REALTEK ALC269**


Size: Document Number **JM41 Discrete** Rev **SB**


Date: Wednesday, March 04, 2009 Sheet 22 of 48

Internal Speaker















SB




Channel 1: CPU
 Channel 2: Palmrest
 Channel 3: T8

SHDN_SEL

PULL UP RESISTOR	MODE OF OPERATION
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED, REC DISABLED
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
15K OHM	INTERNAL DIODE
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
>=33K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED



TRIP SET


Ttrip (degree)	RSET (1%)
85	562
86	604
87	649
88	698
89	750
90	787
91	845
92	909
93	953
94	1020
95	1100




**16M Bits
SPI FLASH ROM**




GOLDEN FINGER FOR DEBUG BOARD



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
BIOS		
Size	Document Number	Rev
	JM41 Discrete	SB
Date: Monday, March 02, 2009		Sheet 29 of 48





TOUCH PAD






ODD Power


Run Power




CPU_CORE
ISL6261A




RT8202 1D05V_S0




RT8202 1D5V_S3




GFX_CORE
ISL6263A




RT9026 0D9V_S0




TPS51125
5V/3D3V






Adapter



Charger MAX8731A





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
RT8202 1D5V		
Size	Document Number	Rev
A3	JM41 Discrete	SB
Date:	Thursday, March 05, 2009	Sheet 35 of 48




I_{max}=1.2A
OCP>2A




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
RT9026 0D75V		
Size	Document Number	Rev
A3	JM41 Discrete	SB
Date:	Monday, March 02, 2009	Sheet 37 of 48





FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-



\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PX SWITCH**

Size: A3 Document Number: Rev: SB


Date: Monday, March 02, 2009 Sheet 41 of 48

SSID = VIDEO



SSID = VIDEO

http://hobi-elektronika.net





MVDDQ=1.5V FOR DDR3 MEMORY

DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R

ATTN RESERVED CONFIGURATION STRAPS
 ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE.
 GPIO3, H2SYNC, V2SYNC
 PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[9,13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x00	ST Microelectronics	M25P05A	0100
256MB	x01		M25P10A	0101
64MB	x00		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P80	0101
1GB	x	Chingis (formerly PMC)	Pm25LV512A	0100
2GB	x		Pm25LV010A	0101
4GB	x			


STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO0	Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s
BIF_CLK_PM_EN	GPIO8	0= Disable CLKREQ# power management capability 1= Enable CLKREQ# power management capability
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCSB	Enable external BIOS ROM device 0= Disable external BIOS ROM device 1= Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HS_SYNC VGA_VS_SYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI









Samsung : K4W1G1646E-EC12

Hynix : H5TQ1G63BFR-12C




Wistron Corporation
 2/F, 88, Sec. 1, Hsin Tai-Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File	VRAM	
Size	Document Number	Rev
	JM41 Discrete	SB
Date:	Thursday, March 05, 2009	Sheet 46 of 48



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
EMI/Spring/Boss			
Title	Document Number		Rev
	JM41 Discrete		SB
Date:	Monday, March 02, 2009	Sheet	47 of 48

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HISTORY		
Size	Document Number	Rev
A2	JM41 Discrete	SB
Date:	Monday, March 02, 2009	Sheet 48 of 48