



JM41 Block Diagram

Project code: 91.4CQ01.001
 PCB P/N : 48.4CQ01.011
 REVISION : 08266-1



SYSTEM DC/DC TPS51125 36	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A) 3D3V_S5(5A) 5V_AUX_S5 3D3V_AUX_S5
RT8202 37	
INPUTS	OUTPUTS
DCBATOUT	LD05V_S0(10A)
RT8202 38	
INPUTS	OUTPUTS
DCBATOUT	LD5V_S3(11A)
RT9026 39	
INPUTS	OUTPUTS
SV_S5	DDR_VREF_S3 (1.2A)
CHARGER MAX8731A 41	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
CPU DC/DC ADP3207A 35	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0~1.3V 64A
VGA ISL6263A 40	
INPUTS	OUTPUTS
DCBATOUT	VCC GFXCORE (7A)

<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: Document Number

Custom: **JM41 UMA** Rev: **-1**

Date: Monday, March 09, 2009 Sheet 1 of 40

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

<http://hotline.eletronika.net>
and Pull-down Resistors

Cantiga chipset and ICH9M I/O controller
Hub strapping configuration
Montevina Platform Design guide 22339 0.5
page 218

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS LPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled(Note2) 1 = The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3 DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital Display Port and PCIe are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled


NOTE:
1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Title	Document Number		
Size A3	JM41 UMA		Rev -1
Date:	Sunday, March 01, 2009	Sheet 2	of 40

7 H_A#(35..3) <<< H_A#(35..3)

H_DINV#(3..0) <<< H_DINV#(3..0) 7
H_DSTBN#(3..0) <<< H_DSTBN#(3..0) 7
H_DSTBP#(3..0) <<< H_DSTBP#(3..0) 7
H_D#(63..0) <<< H_D#[63..0] 7



Place testpoint on H_IERR# with a GND 0.1" away

Close to NB




Layout Note: *CPU_GTLREF0* 0.5" max length.

should connect to ICH9 and MCH PH @ page48 without T-ing

Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5". Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".

Table listing signal connections for H_FERR#, H_STPCLK#, H_IGNNE#, H_INTR, H_DP_SLP#, H_PWRGD, H_A20M#, H_SMI#, H_NMI, and H_INIT# to various components like SC100P50V2JN-3GP.





Wistron Corporation logo and contact information. Title: CPU (1 of 3). Document Number: JM41 UMA. Date: Thursday, March 05, 2009. Rev: -1.









VCC_CORE

VCC_CORE



CPU1D 4 OF 6



Place these inside socket cavity on L8(North side Secondary)





Place these inside socket cavity on L8(North side Secondary)




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.

4 H_D# [63..0] <<<>> H_D# [63..0] NB1A 1 OF 10 H_A# [35..3] <<>> H_A# [35..3] 4



Place them near to the chip (< 0.5")



H_D#0	J7	H_D#_0
H_D#1	H6	H_D#_1
H_D#2	I11	H_D#_2
H_D#3	J3	H_D#_3
H_D#4	H4	H_D#_4
H_D#5	G3	H_D#_5
H_D#6	K10	H_D#_6
H_D#7	K12	H_D#_7
H_D#8	L1	H_D#_8
H_D#9	M10	H_D#_9
H_D#10	M6	H_D#_10
H_D#11	N11	H_D#_11
H_D#12	L7	H_D#_12
H_D#13	K6	H_D#_13
H_D#14	M4	H_D#_14
H_D#15	K4	H_D#_15
H_D#16	P6	H_D#_16
H_D#17	W9	H_D#_17
H_D#18	V6	H_D#_18
H_D#19	V2	H_D#_19
H_D#20	P10	H_D#_20
H_D#21	W7	H_D#_21
H_D#22	N9	H_D#_22
H_D#23	P4	H_D#_23
H_D#24	U9	H_D#_24
H_D#25	V4	H_D#_25
H_D#26	U1	H_D#_26
H_D#27	W3	H_D#_27
H_D#28	V10	H_D#_28
H_D#29	U7	H_D#_29
H_D#30	W11	H_D#_30
H_D#31	I11	H_D#_31
H_D#32	AC11	H_D#_32
H_D#33	AC9	H_D#_33
H_D#34	Y4	H_D#_34
H_D#35	Y10	H_D#_35
H_D#36	AB6	H_D#_36
H_D#37	AA9	H_D#_37
H_D#38	AB10	H_D#_38
H_D#39	AA1	H_D#_39
H_D#40	AC3	H_D#_40
H_D#41	AC7	H_D#_41
H_D#42	AD12	H_D#_42
H_D#43	AB4	H_D#_43
H_D#44	Y6	H_D#_44
H_D#45	AD10	H_D#_45
H_D#46	AA11	H_D#_46
H_D#47	AB2	H_D#_47
H_D#48	AD4	H_D#_48
H_D#49	AE7	H_D#_49
H_D#50	AD2	H_D#_50
H_D#51	AD6	H_D#_51
H_D#52	AE3	H_D#_52
H_D#53	AG9	H_D#_53
H_D#54	AG7	H_D#_54
H_D#55	AE11	H_D#_55
H_D#56	AK6	H_D#_56
H_D#57	AF6	H_D#_57
H_D#58	AJ9	H_D#_58
H_D#59	AH6	H_D#_59
H_D#60	AE12	H_D#_60
H_D#61	AH4	H_D#_61
H_D#62	AJ7	H_D#_62
H_D#63	AE9	H_D#_63

HOST

H_A#_3	L15	H_A#3
H_A#_4	B14	H_A#4
H_A#_5	C15	H_A#5
H_A#_6	D12	H_A#6
H_A#_7	E14	H_A#7
H_A#_8	G17	H_A#8
H_A#_9	B12	H_A#9
H_A#_10	J16	H_A#10
H_A#_11	D16	H_A#11
H_A#_12	C17	H_A#12
H_A#_13	D14	H_A#13
H_A#_14	K16	H_A#14
H_A#_15	E16	H_A#15
H_A#_16	B16	H_A#16
H_A#_17	C21	H_A#17
H_A#_18	D18	H_A#18
H_A#_19	J19	H_A#19
H_A#_20	J21	H_A#20
H_A#_21	B18	H_A#21
H_A#_22	D22	H_A#22
H_A#_23	G19	H_A#23
H_A#_24	I17	H_A#24
H_A#_25	L21	H_A#25
H_A#_26	L19	H_A#26
H_A#_27	G21	H_A#27
H_A#_28	D20	H_A#28
H_A#_29	K22	H_A#29
H_A#_30	E18	H_A#30
H_A#_31	K20	H_A#31
H_A#_32	F20	H_A#32
H_A#_33	F22	H_A#33
H_A#_34	B20	H_A#34
H_A#_35	A19	H_A#35

H_ADS#_0	AE10	H_ADS#_4
H_ADSTB#_0	A15	H_ADSTB#0_4
H_ADSTB#_1	C19	H_ADSTB#1_4
H_BNR#	CC9	H_BNR#_4
H_BPR#	CB8	H_BPR#_4
H_BREQ#	CC11	H_BREQ#0_4
H_DEFER#	EE5	H_DEFER#_4
H_DBSY#	DE	H_DBSY#_4
H_DBSY#_4	AH10	CLK_MCH_BCLK_3
HPLL_CLK#	AJ11	CLK_MCH_BCLK#_3
H_DPWR#	CG11	H_DPWR#_4
H_DRDY#	CH2	H_DRDY#_4
H_HIT#	CC7	H_HIT#_4
H_HITM#	CE8	H_HITM#_4
H_LOCK#	AA11	H_LOCK#_4
H_TRDY#	OD8	H_TRDY#_4

H_DINV#_0	I9	H_DINV#0
H_DINV#_1	N7	H_DINV#1
H_DINV#_2	AA7	H_DINV#2
H_DINV#_3	AG3	H_DINV#3

H_DSTBN#_0	K2	H_DSTBN#0
H_DSTBN#_1	AA3	H_DSTBN#1
H_DSTBN#_2	AF4	H_DSTBN#2
H_DSTBN#_3	AF4	H_DSTBN#3

H_DSTBP#_0	L3	H_DSTBP#0
H_DSTBP#_1	M2	H_DSTBP#1
H_DSTBP#_2	Y2	H_DSTBP#2
H_DSTBP#_3	AF2	H_DSTBP#3


H_REQ#_0	I13	H_REQ#0
H_REQ#_1	I13	H_REQ#1
H_REQ#_2	C13	H_REQ#2
H_REQ#_3	G13	H_REQ#3
H_REQ#_4	G15	H_REQ#4


H_RS#_0	F4	H_RS#0
H_RS#_1	F2	H_RS#1
H_RS#_2	G7	H_RS#2

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		Cantiga (1 of 6)	
Size	Document Number	Rev	-1
Date: Thursday, March 05, 2009		JM41 UMA	
Sheet 7		of 40	







DDR SYSTEM MEMORY A



CANTIGA-GS-GP-NF



DDR SYSTEM MEMORY B



CANTIGA-GS-GP-NF




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.





















Title: Cantiga (3 of 6)

Size: Document Number Rev: -1

Date: Thursday, March 05, 2009 Sheet 9 of 40



JM41 UMA






緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title	Cantiga (5 of 6)	
Size	Document Number	Rev
	JM41 UMA	-1
Date	Sunday, March 01, 2009	Sheet 11 of 40



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien Z21, Taiwan, R.O.C.



Integrated VccSus1_05,VccSus1_5,VccClL1_5	
INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccClL1_05	
LAN100_SLP	High=Enable Low=Disable



ODD

Place within 500 mils of ICH9 ball


-Core Design-

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (1 of 4)**

Size: Document Number **JM41 UMA** Rev: -1

Date: Thursday, March 05, 2009 Sheet 13 of 40



BOOT BIOS Strap

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCI
1	1	LPC (Default)

A16 swap override strap

low = A16 swap override enable
high = default

SB_20090205

GPIO49 should be pulled down to GND only when using Teenah. When using Cantiga, this ball should be left as No Connect.


No Reboot Strap

SPKR LOW = Default
High = No Reboot

USB

Pair	Device
0	USB2
1	USB3
2	USB4
3	WIMAX
4	WEBCAM
5	NC
6	NC
7	BLUETOOTH
8	NC
9	USB1
10	MINIC2
11	Cardreader

SB_20090205




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

緯創資通


File: **ICH9-M (2 of 4)**
JM41 UMA

Date: Thursday, March 05, 2009 Sheet 14 of 40

SB_20090205










*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail




2mA

Layout Note:
Place near ICH9





<http://hobi-elektronika.net>



緯創資通 Wistron Corporation
 21F, 88, Sec.1 Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: ICH9-M (3 of 4)
 Size: JM41_UMA
 Date: Saturday, March 07, 2009 Sheet 15 of 40




-1_20090301

<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CRT BD CONN	
Size	Document Number
JM41 UMA	
Date: Thursday, March 05, 2009	Rev -1
Sheet 20 of 40	


SSD SATA Connector



<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			HDD CONN		
Size	Document Number				Rev
	JM41 UMA				-1
Date:	Thursday, March 05, 2009	Sheet	21	of	40



74.09091.F3F
2ND = 74.09198.A7F

Close Pim.39
and Pin.46

Close Pim.1
and Pin.9

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO CODEC REALTEK ALC269**

Size: Document Number **JM41 UMA** Rev: -1


Date: Tuesday, March 17, 2009 Sheet 22 of 40

Internal Speaker





<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title AUDIO JACK	
Size	Document Number JM41 UMA
Date: Thursday, March 05, 2009	Sheet 23 of 40
	Rev -1




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CARDREADER BD CONN		
Size	Document Number	Rev
	JM41 UMA	-1
Date: Thursday, March 05, 2009		Sheet 24 of 40



<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
MINI BD CONN		
Size	Document Number	Rev
A3	JM41_UMA	-1
Date:	Thursday, March 05, 2009	Sheet 25 of 40








<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
POWER BUTTON CONN			
Title	Document Number		Rev
	JM41_UMA		-1
Date:	Thursday, March 05, 2009	Sheet 26 of 40	

CPU TEMP:


H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near thermal diode

for CPU thermal diode



ps. FAN1 POWER TRACE WIDTH MAY BE IN 25 MIL

- Channel 1: CPU
- Channel 2: Palmrest
- Channel 3: T8



SHDN SEL

PULL UP RESISTOR	MODE OF OPERATION
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED, REC DISABLED
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED, REC ENABLED
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
15K OHM	INTERNAL DIODE
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED
>=33K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED, REC ENABLED


TRIP SET


Ttrip(degree)	RSET(1%)
85	562
86	604
87	649
88	698
89	750
90	787
91	845
92	909
93	953
94	1020
95	1100

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title Thermal/Fan Controller
Size Document Number JM41 UMA Rev -1
Date: Thursday, March 05, 2009 Sheet 27 of 40







**16M Bits
SPI FLASH ROM**

**72.25165.A01
2ND = 72.25X16.A01
3RD = 72.25016.A01**


GOLDEN FINGER FOR DEBUG BOARD




<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size	Document Number	Rev	
	JM41 UMA	-1	
Date: Thursday, March 05, 2009		Sheet 29	of 40

TOUCH PAD





<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Touch PAD		
Size	Document Number	Rev
	JM41 UMA	-1
Date: Thursday, March 05, 2009		Sheet 30 of 40



-1_20090301









<Core Design>

緯創資通 Wistron Corporation	
<small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title LED	
Size	Document Number
JM41_UMA	
Date: Thursday, March 05, 2009	Sheet 31 of 40
Rev	-1

ODD Power

Run Power




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **RUN & ODD POWER**


Size: Document Number **JM41_UMA** Rev: **-1**

Date: Tuesday, March 17, 2009 Sheet 32 of 40


CPU_CORE
ISL6261A




RT8202 1D05V_S0




RT8202 1D5V_S3




GFX_CORE
ISL6263A




RT9026 0D9V_S0




TPS51125
5V/3D3V



Adapter



Charger MAX8731A



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Sequence Logic**

Size B Document Number: **JM41_UMA** Rev: **-1**

Date: Sunday, March 01, 2009 Sheet 33 of 40

SB_20090205







SB_20090114

SB_20090203




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.


ISL6261A CPU CORE		
Title		
Size	Document Number	Rev
Custom	JM41 UMA	-1
Date: Wednesday, March 11, 2009	Sheet 34	of 40




$V_{out} = 0.75 * (1 + R_h/R_l)$



$V_{out} = 0.75 * (1 + R_h/R_l)$





I_omax=1.2A
OCP>2A




SB_20090205

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
RT9026 0D75V	
Size A3	Document Number JM41 UMA
Date: Thursday, March 05, 2009	Sheet 37 of 40
Rev -1	



SB_20090115



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
EMI/Spring/Boss			
Title	Document Number		Rev
	JM41 UMA		-1
Date: Saturday, March 07, 2009	Sheet 39	of	40

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HISTORY		
Size	Document Number	Rev
K2	JM41 UMA	-1
Date: Sunday, March 01, 2009	Sheet 40	of 40