


# ZY2 SYSTEM BLOCK DIAGRAM


BOM MARK

- E@ EXT VGA 要打
  - 268@ AUDIO 268 要打
  - D@ DOCK
  - D2@ DDR2 要打
  - SP@ 特殊(EXT VGA OR DDR2)
  - LC@ LOW COST 要打
  - ED2@ EXT VGA & DDR2 要打
  - CB@ CARDBUS 要打
  - NSF@ Non ASF 要打
- 
- I@ INT VGA 要打
  - 888@ AUDIO 888 要打
  - D3@ DDR3 要打
  - ND@ NON DOCK 要打
  - NLC@ NON LOW COST 要打
  - TPM@ INT TPM
  - ID2@ INT VGA & DDR2 要打
  - ED3@ EXT VGA & DDR3 要打
  - ID3@ INT VGA & DDR3 要打
  - ASF@ ASF 要打
  - NCB@ NON CARDBUS 要打


- LOW COST
1. MINI CARD 1 SLOT
  2. NON DOCK
  3. NON CARDBUS
  4. NON ASF
  5. NON HDMI





# Clock Generator




## Clock Gen I2C



	QCI P/N
SLG8SP512	AL8SP512K05
ICS9LPRS365BGLFT	ALPRS365K13




## CPU Clock select





## BSEL Frequency Select Table


FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz

## Strap table






### CPU Thermal monitor





### XDP PU/PD



**Quanta Computer Inc.**  
PROJECT : ZY2 & ZY6

Size	Document Number	Rev
	<b>CPU Host Bus</b>	1A
Date:	Tuesday, April 08, 2008	Sheet 3 of 40




U40D		
A4	VSS[001]	P6
A8	VSS[002]	P21
A11	VSS[003]	P24
A14	VSS[004]	R2
A16	VSS[005]	R5
A19	VSS[006]	R22
A23	VSS[007]	R25
AF2	VSS[008]	T1
B6	VSS[009]	T4
B8	VSS[010]	T23
B11	VSS[011]	T26
B13	VSS[012]	U3
B16	VSS[013]	U6
B19	VSS[014]	U21
B21	VSS[015]	U24
B24	VSS[016]	V2
C5	VSS[017]	V5
C8	VSS[018]	V22
C11	VSS[019]	V25
C14	VSS[020]	V100
C16	VSS[021]	V101
C19	VSS[022]	V102
C2	VSS[023]	W4
C22	VSS[024]	W23
C25	VSS[025]	W26
D1	VSS[026]	Y3
D4	VSS[027]	Y6
D8	VSS[028]	Y21
D11	VSS[029]	Y24
D13	VSS[030]	AA2
D16	VSS[031]	AA5
D19	VSS[032]	AA8
D23	VSS[033]	AA11
D26	VSS[034]	AA14
E3	VSS[035]	AA16
E6	VSS[036]	AA19
E8	VSS[037]	AA22
E11	VSS[038]	AA25
E14	VSS[039]	AB1
E16	VSS[040]	AB4
E19	VSS[041]	AB8
E21	VSS[042]	AB11
E24	VSS[043]	AB16
F5	VSS[044]	AB19
F8	VSS[045]	AB23
F11	VSS[046]	AB26
F13	VSS[047]	AC3
F16	VSS[048]	AC6
F19	VSS[049]	AC8
F2	VSS[050]	AC11
F22	VSS[051]	AC14
F24	VSS[052]	AC16
G4	VSS[053]	AC19
G1	VSS[054]	AC21
G23	VSS[055]	AC24
G26	VSS[056]	AD2
H3	VSS[057]	AD5
H6	VSS[058]	AD8
H21	VSS[059]	AD11
H24	VSS[060]	AD13
J2	VSS[061]	AD16
J5	VSS[062]	AD19
J22	VSS[063]	AD22
J25	VSS[064]	AD25
K1	VSS[065]	AE1
K4	VSS[066]	AE4
K23	VSS[067]	AE8
K26	VSS[068]	AE11
L3	VSS[069]	AE14
L6	VSS[070]	AE16
L21	VSS[071]	AE19
L24	VSS[072]	AE23
M2	VSS[073]	AE26
M5	VSS[074]	A2
M22	VSS[075]	AF6
M25	VSS[076]	AF8
N1	VSS[077]	AF11
N23	VSS[078]	AF13
N26	VSS[079]	AF16
P3	VSS[080]	AF19
	VSS[081]	AF21
	VSS[082]	A25
	VSS[083]	AF25
	VSS[084]	
	VSS[085]	
	VSS[086]	
	VSS[087]	
	VSS[088]	
	VSS[089]	
	VSS[090]	
	VSS[091]	
	VSS[092]	
	VSS[093]	
	VSS[094]	
	VSS[095]	
	VSS[096]	
	VSS[097]	
	VSS[098]	
	VSS[099]	
	VSS[100]	
	VSS[101]	
	VSS[102]	
	VSS[103]	
	VSS[104]	
	VSS[105]	
	VSS[106]	
	VSS[107]	
	VSS[108]	
	VSS[109]	
	VSS[110]	
	VSS[111]	
	VSS[112]	
	VSS[113]	
	VSS[114]	
	VSS[115]	
	VSS[116]	
	VSS[117]	
	VSS[118]	
	VSS[119]	
	VSS[120]	
	VSS[121]	
	VSS[122]	
	VSS[123]	
	VSS[124]	
	VSS[125]	
	VSS[126]	
	VSS[127]	
	VSS[128]	
	VSS[129]	
	VSS[130]	
	VSS[131]	
	VSS[132]	
	VSS[133]	
	VSS[134]	
	VSS[135]	
	VSS[136]	
	VSS[137]	
	VSS[138]	
	VSS[139]	
	VSS[140]	
	VSS[141]	
	VSS[142]	
	VSS[143]	
	VSS[144]	
	VSS[145]	
	VSS[146]	
	VSS[147]	
	VSS[148]	
	VSS[149]	
	VSS[150]	
	VSS[151]	
	VSS[152]	
	VSS[153]	
	VSS[154]	
	VSS[155]	
	VSS[156]	
	VSS[157]	
	VSS[158]	
	VSS[159]	
	VSS[160]	
	VSS[161]	
	VSS[162]	
	VSS[163]	




**Quanta Computer Inc.**  
PROJECT : ZY2 & ZY6

Size	Document Number	Rev
	<b>CPU Power</b>	1A
Date:	Tuesday, April 08, 2008	Sheet 4 of 40


	QCI P/N
Intel Cantiga (G)M	AJ0QT620T01
Intel Cantiga (P)M	AJ0QT780T03




<3> H\_D#[0..63]



H\_A#[3..35] <3>






**Quanta Computer Inc.**  
PROJECT : ZY2 & ZY6

Size	Document Number <b>GMCH HOST</b>	Rev 1A
Date:	Tuesday, April 08, 2008	Sheet 5 of 40


Strap table

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) or PCIe is operational (Default) or Digital Display port (SDVO/DP/iHDMI) and Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present




NB Thermal trip pin  
No use Thermal trip NB side can  
NC. (NB has GDT)

PM\_DPRSTP#  
The Bias chain topology should  
be routed from ICH9M to IMVP,  
then to (G)MCH and CPU, in that  
order.











SN\_VREF default use voltage divider  
for poor layout cause +SNDR\_VREF not  
meet spec. And Intel circuit PU/PD is  
1K. But Check list PU/PD is 10K.



Impact ICH9M VCCIDA and VCC8S0HDA supply 1.5V/1.3V

NOTE:  
If (G)MCH's HD Audio signals are connected to ICH9M  
for iHDMI, VCCIDA and VCC8S0HDA on ICH9M should be  
only on 1.5V. These power pins on ICH9M can be  
supplied with 1.3V if and only if (G)MCH's HDA is not  
connected to ICH9M. Consequently, only 1.5V  
audio/modem codecs can be used on the platform.





<16,17> M\_A\_DQ[63:0]


- M A DQ0 AJ38
- M A DQ1 AJ41
- M A DQ2 AN38
- M A DQ3 AM38
- M A DQ4 AJ36
- M A DQ5 AJ40
- M A DQ6 AM44
- M A DQ7 AM42
- M A DQ8 AN43
- M A DQ9 AN44
- M A DQ10 AU40
- M A DQ11 AT38
- M A DQ12 AN41
- M A DQ13 AN39
- M A DQ14 AU44
- M A DQ15 AU42
- M A DQ16 AV39
- M A DQ17 AY44
- M A DQ18 BA40
- M A DQ19 BD43
- M A DQ20 AY41
- M A DQ21 AY43
- M A DQ22 BB41
- M A DQ23 BC40
- M A DQ24 AY37
- M A DQ25 BD38
- M A DQ26 AV37
- M A DQ27 AT36
- M A DQ28 AY38
- M A DQ29 BB38
- M A DQ30 AV36
- M A DQ31 AW36
- M A DQ32 BD13
- M A DQ33 AU11
- M A DQ34 BC11
- M A DQ35 BA12
- M A DQ36 AU13
- M A DQ37 AV13
- M A DQ38 BD12
- M A DQ39 BC12
- M A DQ40 BB9
- M A DQ41 BA9
- M A DQ42 AU10
- M A DQ43 AV9
- M A DQ44 BA11
- M A DQ45 BD9
- M A DQ46 AY9
- M A DQ47 BA6
- M A DQ48 AV5
- M A DQ49 AV7
- M A DQ50 AT9
- M A DQ51 AN8
- M A DQ52 AU5
- M A DQ53 AU6
- M A DQ54 AT5
- M A DQ55 AN10
- M A DQ56 AM11
- M A DQ57 AM5
- M A DQ58 AJ9
- M A DQ59 AJ8
- M A DQ60 AN12
- M A DQ61 AM13
- M A DQ62 AJ11
- M A DQ63 AJ12

U38D

- SA\_DQ\_0
- SA\_DQ\_1
- SA\_DQ\_2
- SA\_DQ\_3
- SA\_DQ\_4
- SA\_DQ\_5
- SA\_DQ\_6
- SA\_DQ\_7
- SA\_DQ\_8
- SA\_DQ\_9
- SA\_DQ\_10
- SA\_DQ\_11
- SA\_DQ\_12
- SA\_DQ\_13
- SA\_DQ\_14
- SA\_DQ\_15
- SA\_DQ\_16
- SA\_DQ\_17
- SA\_DQ\_18
- SA\_DQ\_19
- SA\_DQ\_20
- SA\_DQ\_21
- SA\_DQ\_22
- SA\_DQ\_23
- SA\_DQ\_24
- SA\_DQ\_25
- SA\_DQ\_26
- SA\_DQ\_27
- SA\_DQ\_28
- SA\_DQ\_29
- SA\_DQ\_30
- SA\_DQ\_31
- SA\_DQ\_32
- SA\_DQ\_33
- SA\_DQ\_34
- SA\_DQ\_35
- SA\_DQ\_36
- SA\_DQ\_37
- SA\_DQ\_38
- SA\_DQ\_39
- SA\_DQ\_40
- SA\_DQ\_41
- SA\_DQ\_42
- SA\_DQ\_43
- SA\_DQ\_44
- SA\_DQ\_45
- SA\_DQ\_46
- SA\_DQ\_47
- SA\_DQ\_48
- SA\_DQ\_49
- SA\_DQ\_50
- SA\_DQ\_51
- SA\_DQ\_52
- SA\_DQ\_53
- SA\_DQ\_54
- SA\_DQ\_55
- SA\_DQ\_56
- SA\_DQ\_57
- SA\_DQ\_58
- SA\_DQ\_59
- SA\_DQ\_60
- SA\_DQ\_61
- SA\_DQ\_62
- SA\_DQ\_63

DDR SYSTEM MEMORY A

- SA\_BS\_0
- SA\_BS\_1
- SA\_BS\_2
- SA\_RAS#
- SA\_CAS#
- SA\_WE#
- SA\_DM\_0
- SA\_DM\_1
- SA\_DM\_2
- SA\_DM\_3
- SA\_DM\_4
- SA\_DM\_5
- SA\_DM\_6
- SA\_DM\_7
- SA\_DQS\_0
- SA\_DQS\_1
- SA\_DQS\_2
- SA\_DQS\_3
- SA\_DQS\_4
- SA\_DQS\_5
- SA\_DQS\_6
- SA\_DQS\_7
- SA\_DQS#\_0
- SA\_DQS#\_1
- SA\_DQS#\_2
- SA\_DQS#\_3
- SA\_DQS#\_4
- SA\_DQS#\_5
- SA\_DQS#\_6
- SA\_DQS#\_7
- SA\_MA\_0
- SA\_MA\_1
- SA\_MA\_2
- SA\_MA\_3
- SA\_MA\_4
- SA\_MA\_5
- SA\_MA\_6
- SA\_MA\_7
- SA\_MA\_8
- SA\_MA\_9
- SA\_MA\_10
- SA\_MA\_11
- SA\_MA\_12
- SA\_MA\_13
- SA\_MA\_14



SP@CANTIGA\_1p2

<16,17> M\_B\_DQ[63:0]


- M B DQ0 AK47
- M B DQ1 AH46
- M B DQ2 AP47
- M B DQ3 AP46
- M B DQ4 AJ46
- M B DQ5 AJ48
- M B DQ6 AM48
- M B DQ7 AP48
- M B DQ8 AU47
- M B DQ9 AU46
- M B DQ10 BA48
- M B DQ11 AY48
- M B DQ12 AT47
- M B DQ13 AR47
- M B DQ14 BA47
- M B DQ15 BC47
- M B DQ16 BC46
- M B DQ17 BC44
- M B DQ18 BG43
- M B DQ19 BF43
- M B DQ20 BF45
- M B DQ21 BC41
- M B DQ22 BF40
- M B DQ23 BF41
- M B DQ24 BG38
- M B DQ25 BF38
- M B DQ26 BH35
- M B DQ27 BG35
- M B DQ28 BH40
- M B DQ29 BG39
- M B DQ30 BG34
- M B DQ31 BH34
- M B DQ32 BH14
- M B DQ33 BG12
- M B DQ34 BH11
- M B DQ35 BG8
- M B DQ36 BH12
- M B DQ37 BF11
- M B DQ38 BF8
- M B DQ39 BG7
- M B DQ40 BC5
- M B DQ41 BC6
- M B DQ42 AY3
- M B DQ43 AY1
- M B DQ44 BF6
- M B DQ45 BF5
- M B DQ46 BA1
- M B DQ47 BD3
- M B DQ48 AV2
- M B DQ49 AU3
- M B DQ50 AR3
- M B DQ51 AN2
- M B DQ52 AY2
- M B DQ53 AV1
- M B DQ54 AP3
- M B DQ55 AR1
- M B DQ56 AL1
- M B DQ57 AL2
- M B DQ58 AH1
- M B DQ59 AH1
- M B DQ60 AM2
- M B DQ61 AM3
- M B DQ62 AH3
- M B DQ63 AJ3

U38E


- SB\_DQ\_0
- SB\_DQ\_1
- SB\_DQ\_2
- SB\_DQ\_3
- SB\_DQ\_4
- SB\_DQ\_5
- SB\_DQ\_6
- SB\_DQ\_7
- SB\_DQ\_8
- SB\_DQ\_9
- SB\_DQ\_10
- SB\_DQ\_11
- SB\_DQ\_12
- SB\_DQ\_13
- SB\_DQ\_14
- SB\_DQ\_15
- SB\_DQ\_16
- SB\_DQ\_17
- SB\_DQ\_18
- SB\_DQ\_19
- SB\_DQ\_20
- SB\_DQ\_21
- SB\_DQ\_22
- SB\_DQ\_23
- SB\_DQ\_24
- SB\_DQ\_25
- SB\_DQ\_26
- SB\_DQ\_27
- SB\_DQ\_28
- SB\_DQ\_29
- SB\_DQ\_30
- SB\_DQ\_31
- SB\_DQ\_32
- SB\_DQ\_33
- SB\_DQ\_34
- SB\_DQ\_35
- SB\_DQ\_36
- SB\_DQ\_37
- SB\_DQ\_38
- SB\_DQ\_39
- SB\_DQ\_40
- SB\_DQ\_41
- SB\_DQ\_42
- SB\_DQ\_43
- SB\_DQ\_44
- SB\_DQ\_45
- SB\_DQ\_46
- SB\_DQ\_47
- SB\_DQ\_48
- SB\_DQ\_49
- SB\_DQ\_50
- SB\_DQ\_51
- SB\_DQ\_52
- SB\_DQ\_53
- SB\_DQ\_54
- SB\_DQ\_55
- SB\_DQ\_56
- SB\_DQ\_57
- SB\_DQ\_58
- SB\_DQ\_59
- SB\_DQ\_60
- SB\_DQ\_61
- SB\_DQ\_62
- SB\_DQ\_63

DDR SYSTEM MEMORY B

- SB\_BS\_0
- SB\_BS\_1
- SB\_BS\_2
- SB\_RAS#
- SB\_CAS#
- SB\_WE#
- SB\_DM\_0
- SB\_DM\_1
- SB\_DM\_2
- SB\_DM\_3
- SB\_DM\_4
- SB\_DM\_5
- SB\_DM\_6
- SB\_DM\_7
- SB\_DQS\_0
- SB\_DQS\_1
- SB\_DQS\_2
- SB\_DQS\_3
- SB\_DQS\_4
- SB\_DQS\_5
- SB\_DQS\_6
- SB\_DQS\_7
- SB\_DQS#\_0
- SB\_DQS#\_1
- SB\_DQS#\_2
- SB\_DQS#\_3
- SB\_DQS#\_4
- SB\_DQS#\_5
- SB\_DQS#\_6
- SB\_DQS#\_7
- SB\_MA\_0
- SB\_MA\_1
- SB\_MA\_2
- SB\_MA\_3
- SB\_MA\_4
- SB\_MA\_5
- SB\_MA\_6
- SB\_MA\_7
- SB\_MA\_8
- SB\_MA\_9
- SB\_MA\_10
- SB\_MA\_11
- SB\_MA\_12
- SB\_MA\_13
- SB\_MA\_14



SP@CANTIGA\_1p2

 **Quanta Computer Inc.**  
 PROJECT : ZY2 & ZY6

Size	Document Number	Rev
	GMCH DDRII	1A
Date:	Tuesday, April 08, 2008	Sheet 8 of 40




Power consumption reference to Intel  
644135 Cantiga chipset EDS Volume1.  
Section 10

GM TDP 10.5-12W  
GS TDP 7-8W  
PM TDP 7W

Intel check list(Rev 0.8)  
No description for VCC\_SM bulk CAP  
Intel CRB(Rev 0.7)  
3300µ1 reserve near to power  
3300µ1 near to NS

Intel check list(Rev 0.8)  
2700µ1 near to power(+V1.05M).  
2700µ2 near to NS  
Intel CRB(Rev 0.7)  
2700µ3 near to power(+V1.05M).  
2700µ1 near to NS  
ESR=12m ohm

VCC\_NCTF  
VCC\_NCTF  
1210.34mA\_IV  
1930.4mA\_IV  
NE Engine  
508.12mA  
Total Max=2438.52mA



VCC\_SM(1.8V)  
DDR2(800M)  
3000mA\_S0 , 1mA\_S3  
DDR2(667M) : 2600mA\_S0  
DDR3(1067M) : 4140mA\_S0

1.05V  
Graphics core  
VCC\_AXG  
VCC\_AXG\_NCTF  
6326.84mA

Voltage regulator is shared between the Graphics Core Ball, VCCA\_IPPLL, VCCA\_IPPLL, VCCA\_PEG\_PLLVCCD\_PEG\_PLL, VCCA\_SK\_SK, VCCA\_DPLL1A, VCCA\_DPLL1B, VCCA\_IPPLL, VCCA\_SM, VCC\_AXF

IV&EV Dis/Enable setting  
Design guide(Table 72)  
For INT VDA disable, VCC\_AXG power can connect to GND  
SP@:INT 1: 1 U  
EXT 1: 0 ohm

1.5V  
Internal connect to power

1. Route VCC\_AXG\_SENSE and VSS\_AXG\_SENSE differentially  
2. VCC\_AXG\_SENSE PU to +V0PZ\_CORE\_INT with 10ohm  
and VSS\_AXG\_SENSE PD with 10ohm for Intel suggest


Power consumption reference to Intel 644135 Cantiga chipset EDS Volume1. Section 10

1210 100uH, 10s  
0.45A DCR\_max = 0.39

IV&EV Dis/Enable setting Design guide Table 72



External Graphics (GMCH Integrated Graphics Disable)


VCCSYNC_CRT	GND
VCCA_CRT_DAC	GND
VCCD_LVDS	GND
VCC_TX_LVDS	GND
VCCA_LVDS	GND
VCCA_TVDAC	GND
VCCD_QDAC	GND
VCCA_DAC_BG	GND
VCC_AXG	GND
VCC_AXG_NCTF	GND



Power Rail Differences between the Teenah and Cantiga Chipset Family


Power Net Name	Cantiga(V)	Tennah(V)	Tennah Current
VCC_AXG_#	1.05V	1.25V	6326.84mA Cantiga use
VCC_AXG_NCTF_#			
VCCA_PEG_BG	1.5V	3.3V	400uA
VCCA_DPLLA	1.05V	1.25V	100mA
VCCA_DPLLB	1.05V	1.25V	100mA
VCCA_SM_#	1.05V	1.25V	1065mA
VCCA_HPLL	1.05V	1.25V	50mA
VCCA_MPLL	1.05V	1.25V	150mA
VCCA_SM_CK_#	1.05V	1.25V	35mA
VCCA_PEG_PLL	1.05V	1.25V	100mA
VCCA_AXF_#	1.05V	1.25V	495mA
VCCD_HPLL	1.05V	1.25V	250mA
VCCD_PEG_PLL	1.05V	1.25V	100mA



 **Quanta Computer Inc.**  
**PROJECT : ZY2 & ZY6**

Size: Document Number: **GMCH VSS** Rev: 1A  
 Date: Tuesday, April 08, 2008 Sheet: 11 of 40

11/8 REV:B Y9 change footprint  
 11/26 REV:B C410 & C409 change to 15p  
 97/03/25 REV: C Change to NPO




24.9 Ohm pull up to 1.5V for GLAN\_COMP1/0 is required, no matter intel LAN is used or not.


internal pull-down resistors that are always enabled

OC Fin need PU, ZS2 PU at LED side.

### RTC



### HD Audio




### South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD															
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.															
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU																
TP3	XOR Chain Entrance	PWROK	<table border="1"> <thead> <tr> <th>ICH_TP3</th> <th>HDA_SDOUR</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>RSVD</td> </tr> <tr> <td>0</td> <td>1</td> <td>Enter XOR Chain</td> </tr> <tr> <td>1</td> <td>0</td> <td>Normal operation(Default)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Set PCIE port config bit 1</td> </tr> </tbody> </table>	ICH_TP3	HDA_SDOUR	Description	0	0	RSVD	0	1	Enter XOR Chain	1	0	Normal operation(Default)	1	1	Set PCIE port config bit 1	
ICH_TP3	HDA_SDOUR	Description																	
0	0	RSVD																	
0	1	Enter XOR Chain																	
1	0	Normal operation(Default)																	
1	1	Set PCIE port config bit 1																	
HDA_SDOUR	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(1-4)	PWROK																	




**Quanta Computer Inc.**  
**PROJECT : ZY2 & ZY6**

Size: Document Number: ICH9M HOST Rev: 1A  
 Date: Tuesday, April 08, 2008 Sheet: 12 of 40

<http://babi.elektronika.net>



TM & AS	Y
LOW COST	N









LC0.5" Avoid routing next to clock/high speed signals.


PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD20	INTA#	OZ601T

South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD									
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0										
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default										
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	GNT3# R347 *1K_4									
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	SPI_MOSI_H R329 TPM@10K_4 +3V_S5									
GNT0#	Boot BIOS Selection 0	PWROK	<table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>0</td> <td>1</td> <td>SPI(Default)</td> </tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	0	1	SPI(Default)	GNT0# R344 *1K_4			
PCI_GNT#0	SPI_CS#1	Boot Location											
0	1	SPI(Default)											
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	<table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>1</td> <td>LPC</td> </tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	1	0	PCI	1	1	LPC	SPI_CS1# R340 *1K_4
PCI_GNT#0	SPI_CS#1	Boot Location											
1	0	PCI											
1	1	LPC											






http://hobi-elektronika.net



D3A: (1/31) ASF issue: when IAMT is not implemented, ICH9M SMBus and SMLink should be connected together to support slave mode. Connect SMLINK0 to SMBCLK and SMLINK1 to SMBDATA (Add R474, R475 for debug use)




A1A: (9/29) no support IAMT, remove SMB\_CLK\_ME, SMB\_DATA\_ME




Rev: B, support Intel low power ECR solution

OC Pin need PU

Rev: B new ADD. CR\_WAKE#





z1: INTEL FAE (08/17)  
"Add RSMRST# isolation (important!!! See #w23 Santa Rosa NOW)"  
Default stuff for Teanah(Interposer) chipset  
z52 Intel FAE suggestion to add for to protect RTC/CMOS data from corruption when system encounters an abnormal power down sequence



DELAY\_VR\_PWRGOOD need PU 2K to +3V, z52 PU at power side

Checklist ver0.8  
if integrated LAN is not used LAN\_RST# tie it to GND. NC serial R from Intel LAN is used with Wake On LAN, tie LAN\_RST# to RSMRST# and NC

CL\_PWROK must not assert after PWROK asserts for IAMT. CL\_PWROK to the NB and SB should be connected to existing PWROK inputs on the NB and SB on a platform with no IAMT




Board ID	ID3	ID2	ID1	ID0
ZY2	0	0	0	0
LOW COST	0	0	0	1
ZY6	0	0	1	0
	0	0	1	1
	0	1	0	0

South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R346 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R400 *1K 4

**Quanta Computer Inc.**  
PROJECT : ZY2 & ZY6

Size	Document Number	Rev
	ICH9M GPIO	1A
Date:	Tuesday, April 08, 2008	Sheet 14 of 40



ZS2 Default not support INT HDMI interface

Impact ICH9M VCCM and VCCSUSDA supply 1.5V/3.3V

Support INT HDMI audio interface. Please power only support 1.5V device must to meet.

1.5V / 3.3V  
11mA\_S0 / 1mA\_S3/S4/S5


NOTE: If ICH9M's HD Audio signals are connected to ICH9M for HDMI, VCCDA and VCCSUSDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if ICH9M's IMA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.

VCCSUS1\_05 power by VCC1\_05 in S0 / VCCSUS3\_3 in S3/S4/S5  
VCCSUS1\_5 power by VCC1\_5\_A in S0 / VCCSUS3\_3 in S3/S4/S5

VCCCL1\_05 power by VCC1\_05\_A in S0  
VCCCL1\_5 power by VCC1\_5\_A in S0


3.3V  
19mA\_S0, 73mA\_S3/S4/S5

If use SB MAC for LAN Function. And support wake up need connect to relation power.




**SO-DIMM0**

SMbus address A0




NOTE: Place one cap close to every 2 pull-up resistors terminated to +SMDDR\_VTERRM

10/16: Change to D2@



**SO-DIMM1**




SMbus address A2






NOTE: Place one cap close to every 2 pull-up resistors terminated to +SMDDR\_VTERRM

<http://hobi-elektronika.net>

10/16: Change to D2@




FOR DDR2




**Quanta Computer Inc.**  
PROJECT : ZY2 & ZY6

Size	Document Number	Rev
	DDR2 SO-DIMM	1A
Date:	Tuesday, April 08, 2008	Sheet 16 of 40







SO-DIMM0  
SMbus address A0






SO-DIMM1  
SMbus address A2












SO-DIMM3  
SMbus address A2

FOR DDR3





http://hobi-elektronika.nl






<http://hobi-elektronika.net>

CRT Select


CRT SWITCH



CRT CONNECTOR AND ESD






LVDS




Rev:B, Modify QCI P/N.

Rev:C, Change to 4.7U 0805




CAMERA MODULE CONNECTOR



http://www.elektronika.net

Backlight Control






<Check list ver:0.8>  
UMA: 100K pull-down to GND

**Quanta Computer Inc.**  
**PROJECT : YZ2 & YZ6**

# DVI-I CONNECTOR (DVI-D)




QCI P/N	
PI3VDP411LS	ALP411LS000
Ch7318A	AL007318000
PS8101	



I@	N
E@	Y


  

LOW COST	N
TM & AS	Y




HDMI monitor default have PU to 5V. So ZY3 PD for level change. And serial for current limited



<http://hobi-e.com/nika>



LOW COST	N
TM & AS	Y







SEL_IN	FUN
H	DOCK (port B)
L	MB (port A)






Quanta Computer Inc.  
**PROJECT : ZY2 & ZY6**

# LAN



EEPROM Strapping



	SO	SI	CS#	SCLK
24c64	1	1	0	1
AT45DB011B	1	0	1	1



**Quanta Computer Inc.**  
**PROJECT : ZY2 & ZY6**




Size	Document Number	Rev
	<b>BCM5787 &amp; 5764 LAN</b>	1A
Date:	Tuesday, April 06, 2008	Sheet 21 of 40

# LAN SWITCH




# Transformer

Source 1: DELTA LFE9249 DB0ZR1LAN11  
 Source 2: Bothand GST5009 DBKN1NLAN03




# RJ45-11




9/29: change footprint  
 11/27 :change footprint  
 11/28 : R43 & R40 change to 0805  
 1/31 :Rev: C change PIN define about 9,10,11 & 12

# BLUETOOTH MODULE CONNECTOR



<http://hobi-elektronika.net>

# MINI-CARD







MODULE 'A' TV card



MODULE 'B' Wireless card

Rev:B PIN36,38 Add USB3  
PIN69 Add R536  
PIN1, 53 Add R537 & R538



Double Stack MINI CARD



+3V\_S5 for WWAN card is 2.75A



## FOR EMI




**Quanta Computer Inc.**  
**PROJECT : ZY2 & ZY6**

Size	Document Number	Rev
	<b>MINI PCI-E card/TV/TPM</b>	1A
Date:	Tuesday, April 08, 2008	Sheet 23 of 40


# SATA HDD

Main


11/8 REV:B Conn. 掉對調 CN28 & CN19



# 2ND SATA HDD



# ODD (SATA)




Quanta Computer Inc.  
PROJECT : ZY2 & ZY6


Size	Document Number	Rev
	<b>SATA-HDD &amp; ODD</b>	1A
Date:	Tuesday, April 08, 2008	Sheet 24 of 40




# CODEC (ALC268)




# LINE OUT Amplifier






# VR






# MDC



**Speaker Amplifier**




**SYSTEM LINE OUT/SPDIF**




Foxconn DFTJ10FR470 2FB5441-BKMC-7F  
Singatron DFTJ10FR437 2S/J1371-0010A1


**SYSTEM LINE IN/SUBWOOFER**



Singatron DFTJ06FR732 2S-J351-S15  
Foxconn DFTJ06FRA21 JA6233L-U3T4-7F  
Alltop DFTJ06FR902 C12107-906A9-L




**MIC**



Singatron DFTJ06FR741 2S-J351-S11  
Foxconn DFTJ06FRA39 JA6233L-P3T4-7F  
Alltop DFTJ06FR899 C12107-D06A9-L

IDSEL SELECT POWER-ON-STRAPPING  
(SEE NOTE & TABLE FOR OPTIONS)







### NOTE: IDSEL SELECTION!

THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.

22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS.


CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP\_PGM TO CREATE VPP\_VCC.

VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN 127




O2MICRO OZ2210 8PIN SINGLE SLOT PARALLEL POWER SWITCH

### PCMCIA SOCKET




### PCMCIA SOCKET




**Quanta Computer Inc.**  
**PROJECT : ZY2 & ZY6**

Size	Document Number	Rev
	<b>PCMCIA(OZ601)</b>	1A
Date:	Tuesday, April 08, 2008	Sheet 27 of 40


# 7 IN 1 CARD READER



C640 & C639 close to APVDD(pin5) (length must under 120mil) and trace width = 20mil, after C640, pls put one more 0.1uF for it.




Rev: B Add. for Vendor request





## Memory Card Power Supply

10/12 : BOM modify



Use 0805 type and Trace width = 30 mil" at MC\_PWR\_CTRL#,

<http://hobi-elektronika.net>






Quanta Computer Inc.


PROJECT : ZY2 & ZY6

Size	Document Number	Rev
	<b>CARD READER JMB385</b>	1A
Date:	Tuesday, April 08, 2008	Sheet 28 of 40

# To NEW-CARD & EXT. USB



Fncion	Keyboard Matrix
E-KEY	MX0/ MY0
E-Mail	MX1/ MY0
E-WWW	MX2/ MY0
3G/TV	MX3/ MY0
Wireless	MX4/ MY0
BlueTooth	MX5/ MY0
P-KEY	MX6/ MY0
Presentation	MX5/ MY4
Lock	MX6/ MY4
Sync	MX7/ MY4



Rev:B Add CN43 For backlight KB

Rev:B Change to 圖 to 方PAD  
C255, C234, C221, C199, R217, C198, R183,  
R182, R174, R257, R324, R335, R334, R349, C395


**Quanta Computer Inc.**

**PROJECT : ZY2 & ZY6**


Size	Document Number	Rev
	<b>BTB CONN.</b>	1A
Date:	Tuesday, April 08, 2008	Sheet 29 of 40

# Finger Printer



TM & AS	Y
LOW COST	N




## HOLES CPU NUT (BOT)




Rev : B Add MINI NUT




## MXM NUT (BOT)



## MDC NUT (TOP)




Rev:B New add HOLE32  
HOLE26 & 28 Change footprint





HOLE35 要搬到BOT去

# USB





10/16: Change BOM




**Quanta Computer Inc.**  
**PROJECT : ZY2 & ZY6**

Size	Document Number <b>USB/FINGER PRINTER</b>	Rev 1A
Date:	Wednesday, April 09, 2008	Sheet 30 of 40


# INT K/B




# CPU FAN




# LED







TM & LOW COST	BEGA0017ZA0
AS	BEAB0019ZA0






# CABLE DOCK








# T/P









FOLLOW INTEL ME-EC INTERFACE SPECIFICATION.  
2ND\_SMB IS DEDICATED FOR ICH8 CONTROLLER LINK BUS.



08/10 FAE:  
L43 CAN CHANGE FROM BEAD TO SHORT.  
BUT, PLEASE PUT AGND & 32K CAP & AVCC CAP AT ONE POINT.  
ZS1 STILL USE BEAD FOR SAFE.



08/10 FAE:  
L43 CAN CHANGE FROM BEAD TO SHORT.  
BUT, PLEASE PUT AGND & 32K CAP & AVCC CAP AT ONE POINT.  
ZS1 STILL USE BEAD FOR SAFE.

### I/O ADDRESS SETTING

I/O Address	
BADDR1-0	Index Data
0 0	XOR TREE TEST MODE
0 1	CORE DEFINED
1 0	2Eh 2Fh
1 1	164Eh 164Fh







SHBM=0: Enable shared memory with host BIOS

BADDR0: CCD\_POWERON R380 10K\_4

BADDR1: uR\_SOUT\_CR R365 \*10K\_4

SHBM: RF\_EN R411 10K\_4

1/13 Confirm by vendor mail :  
Disabled (\*) if using FW-H device on LPC.  
Enabled (0) if using SPI flash for both system BIOS and EC firmware




<http://hobi-elektronika.net>

**Quanta Computer Inc.**  
PROJECT : ZY2 & ZY6

Size Document Number  
WPCE775C\_ODG & FLASH Rev 1A

Date: Tuesday, April 08, 2008 Sheet 32 of 40





Input sense resistor and Constant power setting table

	65W	90W
R1	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
R2	71.5K Ohm CS37153F917	6.19K Ohm CS26193F929
R3	10K Ohm CS31003F949	10K Ohm CS31003F949

$$LIM = (1/R1) * (((0.05/VREF=2.39) * VACLIM) + 0.050)$$

$$CURRNT LIMIT POINT = (90w/19v) * 0.85 = 4.026A$$

$$4.026A = (1/0.02) * ((0.05/2.365) * VACLIM + 0.05)$$


$$VACLIM = ((R3 // 152) / (R3 // 152 + R2 // 152)) * VREF$$

R1=adapter current sense resistnece

CELL-SET = Hi ----> Cells = VDD ---->4S  
 CELL-SET = Low ----> Cells = GND ---->3S


**PROJECT : ZY2/ZY6**  
**Quanta Computer Inc.**


Size	Document Number	Rev
Custom	<b>CHARGER (ISL6251A)</b>	1A
Date:	Tuesday, April 08, 2008	Sheet 33 of 40




Rev. C for Margin TEST

Rev. B for EMI  
<http://hobi-elektronika.net>

 <b>Quanta Computer Inc.</b> <b>PROJECT : ZY2 / ZY6</b>			Size
			Document Number
<b>SYSTEM 5V/3V (ISL6237)</b>			Rev 1A
Date:	Tuesday, April 08, 2008	Sheet	34 of 40







$R_{ds} * OCP = R_{ILIM} * 20 \mu A$   
 AO1412  $R_{ds} = 4.6 \text{ m}\Omega$   
 14A OCP ---  $R1 = 3.24 \text{ K} (CS23243F930)$

$TON = 3.85 \text{ p} * RTON * Vout / (Vin - 0.5)$

$Frequency = Vout / (Vin * TON)$

$VOUT = (1 + R2/R3) * 0.75$



 <b>Quanta Computer Inc.</b> PROJECT : ZY2 / ZY6		Rev
		1A
Size	Document Number	Date
	VTT 1.05V (RT8202)	Tuesday, April 08, 2008
Sheet		of
36		40




	DDR2 (1.8V)	DDR3 (1.5V)
R1	76.8K CS37683F927	75K CS37503F919
R2	110K CS41103F910	76.8K CS37683F927

$$R1 = (100 * V_{out} - R2) K$$

if tune Vout R3 un-mount, R1 and R2 mount






$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$


$$Frequency = Vout / (Vin * TON)$$

**thermal protection --0928**








<http://hobi-elektronika.net>

for DDR3 and UMA




DDR3 -- NC



REV:B change to B@

<http://hobi-elektronika.net>

**Power Tree Table**



**Power Distribution List**

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH8M, RJ45/USB /B, USB/eSATA, Satellite LED, CIR
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash, CIR
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+VDR_SUS	GMCH, DDR
+VDR_VREF	GMCH, DDR
+VDR_VTT	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH8M
+5V_S5	ICH8M, G-SENSOR, Felica, USB/eSATA
+5V	CPU, ICH8M, VGA, Camera, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, TP/FP/LED /B, EC, Speaker, Headphone
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH8M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, Cardreader (OZ129T) Mini Card, KB, TP/FP/LED /B, RJ45/USB /B, Bluetooth, MMB, New Card, PC BEEP, EC, Codec (CX20561), VR, Headphone, MDC
+3V_S5	ICH8M, Mini Card, RJ45/USB /B, New Card
+3VSUS	ICH8M, FP
+1.8V	Cardreader
+2.5V	MXM


<http://hobi-elektronika.net>

**Quanta Computer Inc.**  
 PROJECT : ZY2 & ZY6

Size Document Number Rev 1A  
 Power Tree Table  
 Date: Tuesday, April 08, 2008 Sheet 40 of 40



Model	REV	CHANGE LIST	MODEL	ZY2	
				FROM	To
ZY2 MB	1A	FIRST RELEASED: E200610-3793 (PCB:)	X	1A	
	1B	<p>Page2 : Add R475 ,531 &amp; R532 to avoid active error. (follow CK505 design guideline)</p> <p>Page2 : Swap SRC4 &amp; SRC9, because NEW_CLKREQ# is only to control SRC1 or 4</p> <p>Page3 : Add R540 to avoid active error. (CPU Thermal monitor)</p> <p>Page6 : Follow DDR3 spec R251 change to 10K.</p> <p>Page18 : POP C282 &amp; C284 and RSVD. C604 for DDR3 PCB boot issue.</p> <p>Page18 : HDA_RST# PIN change from 151 to 134 for customer request.</p> <p>Page18 : Swap Net:TX0 &amp; TX2 (RN15 &amp; RN17) For HDMI no function issue.</p> <p>Page20 : Add R527 ,R528 ,R529 ,R530 ,R539 ,R148 ,R153 ,R152 ,R104 &amp; R105 for vendor request.(HDMI level shifter)</p> <p>Page20 : Change HDMI SW IC ( U9 ) &amp; schematic</p> <p>Page23 : Add R536 ,R542 ,R538 ,RP57 ,R537 customer request.(MINI PCI-E card function)</p> <p>Page25 : add Intel Low Power ECR Solution(Audio)</p> <p>Page28 : Add part for D3 Enhanced (D3E).(oerd reader)</p> <p>Page29 : Add Keyboard LED function for customer request.</p> <p>Page30 : Location :C25 &amp; C23 change to 100U &amp; POP it for customer request. (USB)</p> <p>Page31 : Add D43 for customer request( FOR Dock :CRT _SENSE#)</p> <p>Page31 : CN12 &amp; CN14 change footprint.(K/B &amp; T/P CONN.)</p> <p>Page31 : Add C609 ,C606 &amp; C608.(FOR DOCK : +5V &amp; +5V_S5)</p>	X	1A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			1A	2A	
			2A	<p>Page19 : change U22 LVDS PWR SW IC to TI for display issue</p> <p>Page21 : remove 5787 schematic</p> <p>Page23 : Add C605 ,C70 ,C150 ,C613 &amp; C614 for EMI request</p> <p>Page23 : Change CN27 CONN. &amp; schematic for intel WL burnout issue</p> <p>Page25 :change U13 packing from TQFN to TDFN for vendor request</p>	1A
	2B	Page20 : Add	1A	2A	
			1A	2A	
			1A	2A	
			2A	2B	
			2A	2B	
2A			2B		

 PROJECT : ZY2  
Quanta Computer Inc.

Size	Document Number	Rev
	Change list	1A
Date: Wednesday, April 09, 2008	Sheet	41 of 41

DOC NO.	PROJECT MODEL :	ZY2	APPROVED BY:	DATE:	2007/ 2/15
	PART NUMBER:		DRAWING BY:	REVISION:	3A

<http://hobi-elektronika.net>