


VER : 1A

ZR7 SYSTEM BLOCK DIAGRAM

BOM MARK

IV@ INT VGA
 EV@ DISCRETE
 SW@ SW VGA
 11P@ N11P VGA
 11M@ N11P VGA
 11EP@ N11P + N11E VGA
 3D@ N11E VGA +3D
 ES@ N11X+SW VGA
 CSP@ Option P/N (ARD&R D)
 VSP@ Option P/N (GPU/ VRAM)

BOM P/N	Description




BOM Option Table


Reference	Description
IV@	for UMA only SKU
SW@	for Switchable Graphic only SKU
SP@	special case component
.	do not stuff

Quanta Computer Inc.
 PROJECT : ZR7
Block Diagram
 Date: Monday, February 22, 2010 Sheet 1 of 49
 Rev 3B

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable


Thermal Follow Chart



CLK GEN.




CPU_CLK select





CPU_SEL	0	1
CPU0/1=133MHz (default)		CPU0/1=100MHz

SMBus



CLK Enable






Quanta Computer Inc.
PROJECT : ZR7


Size	Document Number	Rev
	Clock Generator	3B
Date:	Monday, February 22, 2010	Sheet 3 of 49

AR@ --> ARD CPU
 CF@ --> CFD CPU
 ES@ --> External VGA SKU


ARRANDALE/CLARKSFIELD PROCESSOR (DMI, PEG, FDI)




ARRANDALE/CLARKSFIELD PROCESSOR (CLK, MISC, JTAG)




Thermaltrip protect




VTT PWR_Good




Processor pull-up



JTAG MAPPING




ARRANDALE/CLARKSFIELD PROCESSOR (DDR3)



Channel A DQ[11,15,19,32,35,42,46,48,54,60], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

Channel B DQ[11,16,18,19,36,42,51,55,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.

 **Quanta Computer Inc.**
PROJECT : ZR7

Size	Document Number	Rev
	ARRANDALE/CLARKSFIELD 2/4	3B
Date:	Monday, February 22, 2010	Sheet 5 of 49


AR@ --> ARD CPU
CF@ --> CFD CPU

ARRANDALE/CLARKSFIELD PROCESSOR (POWER)

VTT Rail Values are
Arrandale VTT=1.05V
Clarksfield VTT=1.1V

AR@ --> ARD CPU
CF@ --> CFD CPU

ARRANDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



Note: For Validating IMVP VR R6451 should be STUFF and R2M1 NO_STUFF


HFM_VID : Max 1.4V
LFM_VID : Min 0.65V

Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	ARRANDALE/CLARKSFIELD 3/4 (PWR)	3B
Date	Monday, February 22, 2010	Sheet 6 of 49

ARRANDALE/CLARKSFIELD PROCESSOR (GND)

ARRANDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)




Processor Strapping

	1	0	DEFAULT
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

VTT Rail Values are
Arrandale VTT=1.05V
Clarksfield VTT=1.1V



Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	ARRANDALE/CLARKSFIELD 4/4	3B
Date:	Monday, February 22, 2010	Sheet 7 of 49


AR@ --> ARD CPU
 CF@ --> CFD CPU
 IV@ --> iGPU only

IBEX PEAK-M (DMI, FDI, GPIO)


AR@ --> ARD CPU
 CF@ --> CFD CPU

AR@ --> ARD CPU


IBEX PEAK-M (LVDS, DDI)



PCH Pull-high/low AR@ --> ARD CPU




System PWR_OK




Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	IBEX PEAK-M 1/6	3B
Date:	Monday, February 22, 2010	Sheet 8 of 49


RTC Circuitry




HDA_SYNC (PCH strap pin)
 Internal weak pull-down
 VCCVRM=>+1.8V (default)
 external pull-up
 VCCVRM=>+1.5V



HDA Bus





PCH SPI



PCH Strap Pin Configuration Table-1







Pin	Function	Default Mode	Configuration
INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRRTC - R695 330K_6 PCH_INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disabled	+3V - R618 1K_4 SPI_SI_R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V - R611 1K_4 4SPKR
HDA_DOCK#/GPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH_GPIO33 - R370 1K_4 +3V R362 10K_4 +3V
GNT0#, GNT1#	Boot BIOS Strap	(0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI	PCH_GNT0# - R360 1K_4 PCH_GNT1# - R363 1K_4 PCH_GNT0# - R708 1K_4 PCH_GNT1# - R709 1K_4
GNT2#/GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	10,23 PWM_SELECT# - R364 1K_4
GNT3#/GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	0 PCH_GNT3# - R628 10K_4
NV_ALE	Intel® Anti-Theft Technology HDD Data Protection (Intel AT-d) Enable	1 = Enabled 0 = Disabled (Default)	10 NV_ALE - R296 1K_4 +1.8V
NV_CLE	DMI Termination Voltage	DMI termination voltage. Weak internal pull-up. Do not pull low.	10 NV_CLE - R295 1K_4 +1.8V
GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low	1 RSV_GPC08 - R380 10K_4 +3V_S5 R371 1K_4
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	11 CR_WAKE# - R341 1K_4 +3V_S5
GPIO27	On-Die PLL Voltage Regulator <internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	11 PCH_GPIO27 - R324 10K_4

IV@ -> iGPU only
EV@ -> dGPU only
SW@ -> iGPU & dGPU Switch



IV@ --> iGPU only
 EV@ --> dGPU only
 SW@ --> iGPU & dGPU Switch
 ES@ --> External VGA SKU


IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)



SATA5GP / GPIO49 / TEMP_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose

IBEX PEAK-M (POWER)

AR@ -> ARD CPU
CF@ -> CFD CPU



IBEX PEAK-M (GND)

U40H

AB16	VSS[0]
AA19	VSS[1]
AA20	VSS[2]
AA22	VSS[3]
AM19	VSS[4]
AA24	VSS[5]
AA26	VSS[6]
AA28	VSS[7]
AA30	VSS[8]
AA31	VSS[8]
AA32	VSS[9]
AB11	VSS[10]
AB11	VSS[11]
AB15	VSS[12]
AB23	VSS[13]
AB30	VSS[13]
AB31	VSS[14]
AB32	VSS[15]
AB32	VSS[16]
AB39	VSS[17]
AB43	VSS[18]
AB47	VSS[18]
AB5	VSS[19]
AB8	VSS[20]
AB8	VSS[21]
AC2	VSS[22]
AC2	VSS[23]
AD11	VSS[24]
AD12	VSS[24]
AD16	VSS[25]
AD16	VSS[26]
AD23	VSS[27]
AD30	VSS[28]
AD31	VSS[29]
AD32	VSS[29]
AD34	VSS[30]
AU22	VSS[31]
AU22	VSS[32]
AD42	VSS[33]
AD46	VSS[34]
AD49	VSS[35]
AD7	VSS[35]
AE2	VSS[36]
AE4	VSS[37]
AE4	VSS[38]
AE12	VSS[39]
Y13	VSS[40]
AH49	VSS[40]
AL4	VSS[41]
AF35	VSS[42]
AF35	VSS[43]
AP13	VSS[44]
AN34	VSS[45]
AF45	VSS[45]
AF46	VSS[46]
AF49	VSS[47]
AF49	VSS[48]
AF5	VSS[49]
AF8	VSS[50]
AG2	VSS[50]
AG52	VSS[51]
AH11	VSS[52]
AH15	VSS[53]
AH15	VSS[54]
AH16	VSS[55]
AH24	VSS[55]
AH32	VSS[56]
AV18	VSS[57]
VSS[58]	VSS[58]
AH43	VSS[59]
AH7	VSS[60]
AJ19	VSS[61]
AJ2	VSS[62]
AJ20	VSS[63]
AJ22	VSS[64]
AJ23	VSS[65]
AJ26	VSS[66]
AJ28	VSS[67]
AJ32	VSS[68]
AJ34	VSS[69]
AT5	VSS[70]
AJ4	VSS[71]
AK12	VSS[72]
AM41	VSS[73]
AN19	VSS[74]
AK26	VSS[75]
AK22	VSS[76]
AK23	VSS[77]
AK28	VSS[78]
AK28	VSS[79]

IbexPeak-M_R1P0

U40I

AY7	VSS[159]
B11	VSS[160]
B15	VSS[161]
B19	VSS[162]
B23	VSS[163]
B31	VSS[164]
B35	VSS[165]
B39	VSS[166]
B43	VSS[167]
B47	VSS[168]
B7	VSS[169]
BG12	VSS[170]
BB12	VSS[171]
BB16	VSS[172]
BB20	VSS[173]
BB24	VSS[174]
BB30	VSS[175]
BB34	VSS[176]
BB38	VSS[177]
BB42	VSS[178]
BB49	VSS[179]
BB5	VSS[180]
BC10	VSS[181]
BC14	VSS[182]
BC18	VSS[183]
BC2	VSS[184]
BC22	VSS[185]
BC32	VSS[186]
BC36	VSS[187]
BC40	VSS[188]
BC44	VSS[189]
BC52	VSS[190]
BH9	VSS[191]
BD48	VSS[192]
BD49	VSS[193]
BD5	VSS[194]
BE12	VSS[195]
BE16	VSS[196]
BE20	VSS[197]
BE24	VSS[198]
BE30	VSS[199]
BE34	VSS[200]
BE38	VSS[201]
BE42	VSS[202]
BE46	VSS[203]
BE48	VSS[204]
BE50	VSS[205]
BE6	VSS[206]
BE8	VSS[207]
BF3	VSS[208]
BF49	VSS[209]
BF51	VSS[210]
BG18	VSS[211]
BG24	VSS[212]
BG4	VSS[213]
BG50	VSS[214]
BH11	VSS[215]
BH15	VSS[216]
BH19	VSS[217]
BH23	VSS[218]
BH31	VSS[219]
BH35	VSS[220]
BH39	VSS[221]
BH43	VSS[222]
BH47	VSS[223]
CI2	VSS[224]
C60	VSS[225]
D51	VSS[226]
D51	VSS[227]
E12	VSS[228]
E16	VSS[229]
E20	VSS[230]
E24	VSS[231]
E30	VSS[232]
E34	VSS[233]
E38	VSS[234]
E42	VSS[235]
E46	VSS[236]
E48	VSS[237]
E6	VSS[238]
F49	VSS[239]
F5	VSS[240]
G10	VSS[241]
G14	VSS[242]
G18	VSS[243]
G2	VSS[244]
G22	VSS[245]
G32	VSS[246]
G36	VSS[247]
G40	VSS[248]
G44	VSS[249]
G52	VSS[250]
AF39	VSS[251]
H16	VSS[252]
H20	VSS[253]
H30	VSS[254]
H34	VSS[255]
H38	VSS[256]
H42	VSS[257]
H42	VSS[258]

IbexPeak-M_R1P0


VSS[259]	H49
VSS[260]	H5
VSS[261]	J24
VSS[262]	K11
VSS[263]	K43
VSS[264]	K47
VSS[265]	K7
VSS[266]	L14
VSS[267]	L18
VSS[268]	L2
VSS[269]	L22
VSS[270]	L32
VSS[271]	L36
VSS[272]	L40
VSS[273]	L52
VSS[274]	M12
VSS[275]	M16
VSS[276]	M20
VSS[277]	N38
VSS[278]	M34
VSS[279]	M38
VSS[280]	M42
VSS[281]	M46
VSS[282]	M49
VSS[283]	M8
VSS[284]	N24
VSS[285]	N24
VSS[286]	P11
VSS[287]	AD15
VSS[288]	P22
VSS[289]	P30
VSS[290]	P32
VSS[291]	P34
VSS[292]	P42
VSS[293]	P46
VSS[294]	P47
VSS[295]	R2
VSS[296]	R52
VSS[297]	T12
VSS[298]	T41
VSS[299]	T46
VSS[300]	T49
VSS[301]	T5
VSS[302]	U30
VSS[303]	U31
VSS[304]	U32
VSS[305]	U34
VSS[306]	U34
VSS[307]	P38
VSS[308]	V14
VSS[309]	P16
VSS[310]	V19
VSS[311]	V20
VSS[312]	V22
VSS[313]	V30
VSS[314]	V31
VSS[315]	V32
VSS[316]	V34
VSS[317]	V35
VSS[318]	V38
VSS[319]	V43
VSS[320]	V45
VSS[321]	V46
VSS[322]	V47
VSS[323]	V49
VSS[324]	V5
VSS[325]	V7
VSS[326]	V8
VSS[327]	W2
VSS[328]	W52
VSS[329]	Y12
VSS[330]	Y15
VSS[331]	Y19
VSS[332]	P16
VSS[333]	Y23
VSS[334]	Y28
VSS[335]	Y30
VSS[336]	Y31
VSS[337]	Y32
VSS[338]	Y38
VSS[339]	Y43
VSS[340]	Y46
VSS[341]	P49
VSS[342]	Y5
VSS[343]	Y6
VSS[344]	Y8
VSS[345]	P24
VSS[346]	T43
VSS[347]	AD51
VSS[348]	ATR
VSS[349]	AD47
VSS[350]	Y47
VSS[351]	AT12
VSS[352]	AM6
VSS[353]	AT13
VSS[354]	AM5
VSS[355]	AK45
VSS[356]	AK38
VSS[357]	AV14




Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	IBEX PEAK-M 6/6	3B
Date:	Monday, February 22, 2010	Sheet 13 of 49



DIMM A0




2.48A




Place these Caps near So-Dimm0.




DIMM A1 4D@ --> 4 SO-DIMM






2.48A






Place these Caps near So-Dimm0.



DIMM B0



DIMM B1




PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD >2.2A

~ 500mA



1600mA

Near BGA

U33A
VSP@N11P-GE-A1/H
COMMON




PCI EXPRESS




EV@ --> dGPU only
SW@ --> iGPU & dGPU Switch
ES@ --> External VGA SKU
VSP@ --> Operation P/N (VGA)



power up sequence




NB9M: VGACORE +0.90V (Normal), +1.09V
NVVDD Maximum Settling Time




12-16 mils width 110mA


12-16 mils width




SW@ --> iGPU & dGPU Switch



PEX_RST timing








SW@ --> iGPU & dGPU Switch































Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	N11P-GE (PCIE I/F) 1/5	3B
Date:	Monday, February 22, 2010	Sheet 16 of 49

VSP@ --> Operation P/N (VGA) 11EP@ --> N11P/N11E-GE1 Setting
 ES@ --> External VGA SKU



12/02 modify package for N10



MEMORY I/F A

MEMORY I/F C

11EP@ --> N11P/N11E-GE1 Setting

Un-stuff for N11M
 Stuff for N11P, N11E

12/02 modify package for N10


12/02 modify package for N10

VSP@ N11P/N11E-GE1 Stuff 40.2 ohm
 N11M-GE1 Stuff 60.4 ohm






Quanta Computer Inc.
 PROJECT : ZR7

ES@ --> External VGA SKU
 VSP@ --> Operation P/N (VGA)



LVDS clk spread : Center
 +/-0.5% (30-33KHZ)


11/16 Change LVDS to two channel.



Quanta Computer Inc.
 PROJECT : ZR7

Size	Document Number	Rev
	N11P-GE (DISPLAY) 3/5	3B
Date:	Monday, February 22, 2010	Sheet 18 of 49


11/27 Modify C601, C600 to 27pF



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0		
ROM_SO	NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLN_EN_TERM		X010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]		XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]		XXXX
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]		1110
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]		1111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI	(Ra)
0000		Reserved	Qimonda	IDGH1G-04A1F1C-16X	PD 10K
0001	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix	H5TQ1G63BFR-12C		AKDSLZGTW04
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung	K4W1G1646E-HC12	PD 15K	AKDSLGGT506
0101		Reserved		PD 20K	
0110					
XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Hynix	H5TQ1G63AFR-14C		
XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Samsung	K4W1G1646D-EC12		




CHIP	ROM_SCLK	STRAP2	PCI_DEVID
N11M-GE1	PU 15K	PD 30K	0x0A75
N11P-GE1	PD 15K	PU 10K	0x0A29
N11E-GE1	PU 15K	PD 5K	0x0CB0

4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1%(0402)]
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1%(0402)]
15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1%(0402)]
20K/F 4: CS32002FB29 [RES CHIP 20K 1/16W +1%(0402)]
30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1%(0402)]
35.7K/F 4: CS3352FB13 [RES CHIP 35.7K 1/16W +1%(0402)]
45.3K/F 4: CS3452FB18 [RES CHIP 45.3K 1/16W +1%(0402)]

GPIO ASSIGNMENTS




GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFF link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL




DHCP ROM	
HDCP_SCL	Low: Crypto ROM
	Hi: I2C ROM

HDCP ROM reserve , Due to N11x had support internal HDCP function.



ES@ --> External VGA SKU
VSP@ --> Operation P/N (VGA)



Thermal Sensor



NS	none
WINDBOND	AL83L771K02
GMT	AL000780003



Quanta Computer Inc.

PROJECT : ZR7

Size Document Number N11P-GE (POWER & GND&THM) 5/5 Rev 3B

Date: Monday, February 22, 2010 Sheet 20 of 49



ES@ --> External VGA SKU

VSP@ --> Operation P/N (VGA-VRAM)

17 VMA_DQ[63..0]
17 VMA_DM[7..0]
17 VMA_WDQS[7..0]
17 VMA_RDQS[7..0]



CHANNEL A: 256MB/512MB DDR3




Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	N11P-GE VRAM-1(DDR3 BGA96)	3B
Date:	Monday, February 22, 2010	Sheet 21 of 49

11EP@ --> N11P/N11E-GE1 Setting
 VSP@ --> Operation P/N (VGA-VRAM CH:B N11P/N11E only)

17 VMC_DQ[63..0]
 17 VMC_DM[7..0]
 17 VMC_WDQS[7..0]
 17 VMC_RDQS[7..0]

CHANNEL B: 256MB/512MB DDR3




		Quanta Computer Inc.	
PROJECT : ZR7			
Size	Document Number	N11P-GE VRAM-2(DDR3 BGA96)	
Date: Monday, February 22, 2010		Sheet	Rev
		22	3B


CRT Switch

SW@ -> iGPU & dGPU Switch
 IV@ -> iGPU only
 EV@ -> dGPU only


S	Yn	dGPU_SELECT#	Output
0	EV	L	EV_LVDS/CRT
1	IV	H	INT_LVDS/CRT




CRT




LVDS Switch




Brightness




LVDS




CCD & MIC



LCD_ON (LCD Power)





Backlight Control




iGPU HDMI LEVEL SHIFTER


- IV@ -> iGPU only
- EV@ -> dGPU only
- ES@ -> External VGA SKU
- SW@ -> iGPU & dGPU Switch
- CSP@ -> Operation P/N



SDVO I2C Control




GPU Switchable Graphic HDMI source



ESD Protect

12/29 Delete U15, U16, U18.

HDMI connector



Quanta Computer Inc.

PROJECT : ZR7




HDMI (PS8101)

Size	Document Number	Rev
		3B


Date: Monday, February 22, 2010 Sheet 24 of 49

Giga-LAN AR8151



10/26 Add




AR8151
5X5mm
40-Pin QFN




10/26 Modify





 Quanta Computer Inc. PROJECT : ZR7		Rev 3B
Date: Monday, February 22, 2010		Sheet 25 of 49

TRANSFORMER



RJ45








Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	LAN Transformer and RJ45	3B
Date:	Monday, February 22, 2010	Sheet 26 of 49


MINI-CARD WLAN(MPC)

+3.3V: 1000mA
 +3.3Vaux: 330mA
 +1.5V: 500mA


Check LED signal. (active high or low)




1/8 Change CN12, CN22 6pin conn footprint for Touch Screen.




MAIN SATA HDD




EE RETURN-PATH CAPACITORS




ODD (SATA)






ODD POWER(ODD)





Quanta Computer Inc.
PROJECT : ZR7


Size	Document Number	Rev
	SATA-HDD/ODD/USB-ESATA	3B
Date:	Monday, February 22, 2010	Sheet 28 of 49




Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev	
	REALTEK ALC271/MDC	38	
Date:	Monday, February 22, 2010	Sheet	29 of 49


MIC




Internal Speaker




HP/SPDIF



CARD READER Controller



4 IN 1 CARD READER (MMC)




Quanta Computer Inc.

PROJECT : ZR7


AU6437 CardReader

Size Document Number Rev
 Date: Monday, February 22, 2010 Sheet 31 of 49 3B


POWER BOARD CONN(UIF)



LED




SW /B




		Quanta Computer Inc. PROJECT : ZR7	
		Size Document Number POWER/MMB/LAUNCH/LED	Rev 3B
Date: Monday, February 22, 2010		Sheet 32 of 49	


USB



BLUETOOTH CONNECTOR



USB/B









Quanta Computer Inc.






PROJECT : ZR7

Size	Document Number	Rev
	USB/ BT	3B


Date: Monday, February 22, 2010 Sheet 33 of 49



		Quanta Computer Inc.	
		PROJECT : ZR7	
Size	Document Number	KB/FAN/TP+FP	
Date:	Monday, February 22, 2010	Sheet	34 of 49
			Rev 3B




EC(KBC)




AR@ --> ARD CPU
 EV@ --> dGPU Only
 SW@ --> iGPU & dGPU Switch


I/O ADDRESS SETTING(KBC)




SM BUS PU(KBC)




ACER ID(KBC)




SPI FLASH(KBC)



HWPG(KBC)




POWER-ON Switch(KBC)





SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	MMB3 and EEPROM
SM Bus 4	HDMI Controller, MMB1, MMB2 and VGA Thermal

INTERNAL KEYBOARD STRIP SET(KBC)







2/11 Del PD3 and change PR105 and PR106.

OCP: 10A
5.64A
L(ripple current) = (19-5) * 5 / (2.2u * 0.4M * 19) ~ 4.18A
Iocp = 10 - (4.18 / 2) = 7.91A
Vth = 7.91A * 14.2mOhm = 112.322mV
R(Ilim) = (112.322mV * 10) / 5uA ~ 220K

OCP : 8A
6.21A

OCP: 8A
L(ripple current) 0 ohm change to shot pad 2/12 09 = (19-3.3) * 3.3 / (2.2u * 0.5M * 19) ~ 2.48A
Iocp = 8 - (2.48 / 2) = 6.67A
Vth = 6.67A * 15mOhm = 94.714mV
R(Ilim) = (94.714mV * 10) / 5uA ~ 191K

2.85A

2.79A

2.83A

Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	SYSTEM 5V/3V (RT8206)	3B
Date:	Monday, February 22, 2010	Sheet 38 of 49

[PWM]
PR73, PR72, PR73, PR74, PR75, PR76, and PR77 deleted

11/16 Modify PUS footprint.

Close to Phase 1 Inductor


Parallel


Load Line setting to 2mV/A

Close to Phase 1 Inductor

changed on 11/19


changed on 11/19



		Quanta Computer Inc.
PROJECT : ZR7		
Size	Document Number	Rev
	CPU Core (ISL62882)	38
Date:	Monday, February 22, 2010	Sheet 39 of 49

[PWM]

SP@ --> Operation P/N



OCP: 18A
1.1V/15A

stuff on 1/13


$$V_{OUT} = (1 + R1/R2) * 0.75$$

CSP@ --> Operation P/N (ARD&CFD)

SP@ BOM change notice
 Arrandale (1.05V) R1 = 4.02K (CS24023F928)
 Clarksfield(1.1V) R1 = 4.75K (CS24753F919)

TON=3.85p*RTON*Vout/(Vin-0.5)
 Frequency=Vout/(Vin*TON)
 TON=3.85p*1M*1/(Vin-0.5)
 Frequency=1/(0.0036767)=272K


AO1718 Rdson=3~4.3mOhm
 L(ripple current)
 =(19-1.05)*1.05/(1u*272k*19)
 ~3.64A
 4.3m*18=RILIM*20uA
 RILIM=3.87K --- 3.92K




2/11 Add C930-C934 by monitor test.

Quanta Computer Inc.
 PROJECT : ZR7

Size	Document Number +VTT (UP6111A)	Rev 3B
Date:	Monday, February 22, 2010	Sheet 40 of 49




[PWM]



$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$


AO1718 $R_{dson}=3.8\sim 4.3m\Omega$
 $L(\text{ripple current}) = (9-1.5) \times 1.5 / (0.56\mu \times 400k \times 9) \sim 5.58A$
 $V_{trip} = (22-2.79) \times (4.3m\Omega / 2) = 0.0413V$
 $RILIM = V_{trip} / 10\mu A \sim 4.13K$



	S3	S5	VTT	REF	+1.5VSUS
S0	1	1	ON	ON	ON
S3	0	1	OFF	ON	ON
S4/S5	0	0	OFF	OFF	OFF

V2@ --> Two Phase dGPU only
 EV@ --> External VGA SKU
 SW@ --> iGPU & dGPU Switch
 11M@ --> N11M-GE1 Seting

11/16 Change VGPU_CORE to two phase solution.



ripple current=3.2A--> current
 limit=60mV(Vcc) & RdcR_eq=2.69mohm
 --> OCP=(60mV/2.69m+3.2A/2)*2=48A

TDC 36A/OCF 48A
 +VGPU_CORE




GPU_VID1	GPU_VID2	+VGPU_CORE
0	0	1.035V
1	0	0.95V
0	1	0.85V
1	1	0.8V

N11E/N11P

AR@ --> ARD CPU



11/16 Change PU6 footprint by SMT.





DCR=1.6~1.8mOhm
 Load Line=7mV/A
 $1.6m \times 0.6168 = 0.986m$
 $0.986m / .49K = 396p$
 $392p \times 2 \times 8.87K = 7.03m$
 OCP
 $20u / 2 \times 2.49K = 24.9m$
 $24.9m / 0.6168 = 40.3m$
 $40.3m / 1.6m = 25.2A$

1. Level 1 Environment-related Substances should NEVER be Used.
 2. Purchase Ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partner.

ES@ --> External VGA SKU
 SW@ --> iGPU & GPU Switch




11/19 Del 3G power circuit.



Quanta Computer Inc.
 PROJECT : ZR7


Size	Document Number	Rev
	Discharge/1.8V)	3B
Date:	Monday, February 22, 2010	Sheet 45 of 49



Thermal protection

For EC control thermal protection (output 3.3V)

Add it for S3 leakage circuit
 35 MAINON_DIS_G
 7/23 modify

 Quanta Computer Inc. PROJECT : ZR7		Size	Document Number	Rev
		Thermal Protection		3B
Date:	Monday, February 22, 2010	Sheet	46 of 49	


V1@ --> One Phase dGPU only
 EV@ --> External VGA SKU
 SW@ --> iGPU & dGPU Switch
 11M@ --> N11M-GE1 Setting
 11P@ --> N11P-GE1 Setting

SW@ --> iGPU & GPU Switch
 EV@ --> GPU only

11M@ --> N11M-GE1 Setting

VID1
 19,43 GPU_VID1

VID2
 19,43 GPU_VID2




Frequency(PR220=200K) 300K


Changed VID table

GPU_VID1	GPU_VID2	+VGPU_CORE	
0	0	1.035V	N11M
1	0	0.95V	N11E/N11P
0	1	0.85V	
1	1	0.8V	

10/20 Modify Power table
 10/22 Power CKT updated



Model	REV	CHANGE LIST	MODEL							
			FROM	To						
ZR7 MB	2A	11/2 Page33 Change CN10 P/N by PDC.	1A	2A						
		11/5 Page9 change R338 and R594 to 10K ohm by checklist.	1A	2A						
		11/5 Page10 Add R699 connect XTAL25_IN to Gnd on EV sku and stuff Xtal components by checklist.	1A	2A						
		11/5 Page11 un-stuff R318 and del C169 and add R698 contact VCCLAN to GND by checklist.	1A	2A						
		11/9 Page12 change W/L LED signal to control by EC.	1A	2A						
		11/9 Page16 Add EC pin2/112 for W/L LED control by EC.	1A	2A						
		11/12 Page35 PR90,PQ22 no stuff.	1A	2A						
		11/12 Page45 Add PR243,PR244 for option.	1A	2A						
		11/16 Page23 CMS Add LVDS signal to two channel and change CN3 to spin comm.	1A	2A						
		11/16 Page13 GPU VCORE power change to two phase solution.	1A	2A						
		11/16 Page17 Add CN12 spin comm for Touch screen by MR.	1A	2A						
		11/16 Page44 Change PUG footprint by SMT.	1A	2A						
		11/16 Page45 Change PL15 footprint to CHOKER-PMC063T-3R3M-NB4 by SMT.	1A	2A						
		11/16 Page39 Change PUG footprint to qfn40-5x5-4-41p-0.75h-smt by SMT.	1A	2A						
		11/16 Page37 Change PUG footprint to QFN28-5X5-5-33P-SMT by SMT.	1A	2A						
		11/18 Page10 Delete R597, C444,C445 for cancel 3G function.	1A	2A						
		11/18 Page10 R368,R393 modify from 47ohm to 56ohm by Realtek.	1A	2A						
		11/18 Page10 Change BOARD_ID0-2 to BOARD_ID0-1.	1A	2A						
		11/18 Page11 Change GPIO7 to BOARD_ID0 and reserve R439 PD.	1A	2A						
		11/18 Page36 Add D23 to connect to dGPU_PWROK on EV sku.	1A	2A						
		11/18 Page9 Change P/N follow ZR7B that use right angle connector.	1A	2A						
		11/18 Page27 Reserve C919, CN22 for NV IR signals on B-test.	1A	2A						
		11/19 Page1 Change U39 PN to AL003197002 by vendor.	1A	2A						
		11/19 Page31 Change CMS footprint a P/N follow ZR7B.	1A	2A						
		11/19 Page27 Add R597 for MI-PI.	1A	2A						
		11/19 Page11 Add R442, R440 to dGPU_PWROK_R and stuff R321 on EV sku.	1A	2A						
		11/19 Page23 Modify CMS pin define.	1A	2A						
		11/20 Page43 Add PR124 on EV sku.	1A	2A						
		11/20 Page12-14 Change core logic cap .1uF CH410032B35 to CH4102K1B03 by SMT.	1A	2A						
		11/20 Page45 del 3G power circuit.	1A	2A						
		11/20 Page14 del HOLE10,Add HOLE5,HOLE6,HOLE7,HOLE8,HOLE11,HOLE12,HOLE14,HOLE15,HOLE17,HOLE18,HOLE20,HOLE24,HOLE25,HOLE26,HOLE30 P/N	1A	2A						
		11/25 Page10 Q26,Q29 change to unstuff , Add R700,R701 0 ohm for S3 leakage	1A	2A						
		11/25 Page20 C151 change to CC7343 package	1A	2A						
		11/25 Page14 Change HOLE8,HOLE11 footprint to H-C216D142P2 , Change HOLE5,HOLE7,HOLE11 footprint to H-TC197D122PT , Change HOLE14,HOLE15,HOLE17,HOLE18 footprint to H-C216D142PT , Change HOLE20,HOLE24,HOLE26 footprint to H-TC197D142PT , Change HOLE8 footprint to O-SMT-1-8	1A	2A						
		11/25 Page36 R425 change to dGPU_IDLE# signal and value to SW SKU , R428 change value to SW SKU , R249,R250 change to unstuff	1A	2A						
		11/25 Page28 Add C920,C921,C923,C924 0.1uF for EMI	1A	2A						
		11/25 Page33 L31 SWAP for Layout House	1A	2A						
		11/25 Page27 Modify LTRST8_7726 net name to PLTRST8	1A	2A						
		11/26 Page33 Change L19/L25 footprint , Stuff L25 common choke & unstuff R301,R302 by EMI	1A	2A						
		11/26 Page23 Change L2 footprint	1A	2A						
		11/26 Page23 Change R598,R599 to FILTER for SMI	1A	2A						
		11/26 Page28 Add C925,C926,C927 for EMI	1A	2A						
		11/26 Page11 Modify R422 Value to IVS SKU	1A	2A						
		11/27 Page11 Del R440	1A	2A						
		11/27 Page20 C81,C105 change CC0603 package	1A	2A						
		11/27 Page16 C84,C109 change CC0603 package	1A	2A						
		11/27 Page23 Add C95 pin45 to GND	1A	2A						
		11/27 Page27 Add L46,L47,R702,R703,R704,R705 by EMI	1A	2A						
		11/27 Page10 Modify C959,C703 to 27pF	1A	2A						
		11/27 Page18 Modify C601,C600 to 27pF	1A	2A						
		12/1 Page27 Modify CN12 to 6 pin connector	1A	2A						
		12/1 Page32 Modify LBD3 & Add R706,R707 PD by EC CDD_EJ & POWER_SAVE	1A	2A						
		12/1 Page9 Add R708,R709 by SPI ROM	1A	2A						
		3A	3A	12/18 Page32 Add R710,R711,Q57 by EC.	2A	3A				
				12/18 Page23 Add R712,R713 by 3D feature.	2A	3A				
				12/18 Page47 Change PL6 footprint to choke-mp1136-2r2-smt by SMT.	2A	3A				
				12/29 Page27 Change CN21 footprint to MIPCI-800055F8052GX00p1-52P-smt by SMT.	2A	3A				
				12/29 Page23 Add F1 by safety.	2A	3A				
				12/29 Page24 Change Q16, Q49 P/N & add F2 by HMDI submit and safety; del U15, U16, U18.	2A	3A				
				12/29 Page10 Change CN19 color to black P/N: DPH05PR110 by ACM.	2A	3A				
				1/5 Page33 Change CN17 footprint to USB-UB1110C-8ABED-7F-4P-8-V-SMT by PDC.	2A	3A				
				1/7 Page23 Change Q12 of dGPU_select# signal design by leakage issue.	2A	3A				
				1/7 Page9 Change BT1 P/N to DPHD02M8784 by MR issue.	2A	3A				
				1/8 Page27 Change CN12,CN22 6pin comm footprint for Touch Screen and IR.	2A	3A				
				1/11 Page21 Add L48 & stuff I2 and un-stuff R28 and R29 by EMI.	2A	3A				
				1/11 Page41 Add C928 by EMI.	2A	3A				
				1/13 Page12_36 Change C711,C182 to 10V 6.3V.	2A	3A				
				1/14 Page23 Change LVDS connector Pin4 define from NC to LCDVCC & add J3 by 3D PWR.	2A	3A				
				1/14 Page28 Change C218,C678 to 10V/10V_8 and footprint 0805.	2A	3A				
				3B	3B	2/3 Page 16-22 Change U33 footprint to fcbga973-nv14a-nlp-ee-a1 by NV.	3A	3B		
						2/3 Page 30 Change R368,R393 to 75ohm.	3A	3B		
				2A	2A	Power modify:	1A	2A		
						11/19 Take out JP12, JP9, JP5, JP6, JP7, JP19, JP20, JP8, JP10, JP11,JP13, JP15, JP16, JP1, JP17, JP14, JP18.	1A	2A		
						11/19 Page38 Change PC198 value; change PR14 from 191K to 182K. PR115 from 220K to 200K,PR106 from 100K to 1K,PR105 from 200K to 150K.	1A	2A		
						11/19 Page40 Change PL7,PL8 from 1.0uH to 2.2uH.	1A	2A		
						11/19 Page39 Change PL10,PL11 from DC-36T0M000 to CV-18V0M204.	1A	2A		
						11/19 Page43 Reserve PC3030.	1A	2A		
						11/23 Page27 PR19 change to 150K , PR20 change to 39K , PC112 change to IU 25V	1A	2A		
						12/29 Page47 Change PL7,PL8,PL15,PL16 footprint to CHOKER-PMC063T-3R3M-NB4-SMT by SMT.	2A	3A		
						12/29 Page37 Change PR136 footprint to RC3720-SMT by SMT.	2A	3A		
						1/5 Page37-48 Change footprint from CHOKER-ETQP4LR36WPC to CHOKER-ETQP4LR36WPC-SMT by PDC.	2A	3A		
						1/11 Page37 Add PC1100-PC1109 by EMI.	2A	3A		
						1/11 Page47 Change value of PQ7021,PL6,PL1004 by BOM.	2A	3A		
						1/13 Page43 Reserve PR3032 by PWR.	2A	3A		
						1/13 Page45 Reserve circuit of LCDVCC by PWR.	2A	3A		
						3B	3B	2/10 Page37 Reserve ECL-EC5 by EMI.	3A	3B
								2/11 Page38 Del PD3 by power.	3A	3B
								2/11 Page40 Add C930-C934 by monitor test.	3A	3B


Quanta Computer Inc.
 PROJECT : ZR7
 Change list2

DOC NO.	PROJECT MODEL :	ZR7	APPROVED BY:	DATE:	2009/11/06
	PART NUMBER:		DRAWING BY:	REVISION:	1A