






ZY5/ZY5D SYSTEM BLOCK DIAGRAM



- CPU CORE ISL6265A
PAGE 26
- NB CORE +1.1V
PAGE 27
- NB RUN +1.1V
PAGE 28
- DDR II SMD DR_VTERM
1.8VSUS(TPS51116REGR)
PAGE 29
- SYSTEM POWER
ISL6237
PAGE 25
- SYSTEM CHARGER
(ISL6251A)
PAGE 24
- DISCHARGER
/+1.1V_S5,+1.2V,+2.5V
PAGE 30



- PCB STACK UP
- LAYER 1 : TOP
 - LAYER 2 : SGND1
 - LAYER 3 : IN1
 - LAYER 4 : IN2
 - LAYER 5 : VCC
 - LAYER 6 : GND



Quanta Computer Inc.
PROJECT : ZY5D




Size	Document Number	Rev
	Block Diagram	38
Date	Wednesday, July 30, 2008	Sheet 1 of 35






PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE

REV:B Modify



Athlon 64 S1g2 SOCKET_638_PIN
 Athlon 64 S1g2
 Processor Socket
 SOCKET_638_PIN




LAYOUT: Place bypass cap on topside of board
 NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
 PLACE CLOSE TO VLDT0 POWER PINS



Quanta Computer Inc.
 PROJECT : ZY5D

Size	Document Number	AMD Griffin HT I/F	Rev 3B
Date:	Wednesday, May 21, 2008	Sheet 2 of 35	


VDD_VTT_SUS_CPU IS CONNECTED TO THE VDD_VTT_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN



Processor DDR2 Memory Interface









Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN

Quanta Computer Inc.
PROJECT : ZY5D


Size	Document Number	Rev
	AMD Griffin DDR2 MEMORY I/F	38
Date	Wednesday, May 21, 2008	Sheet 3 of 35

ATHLON Control and Debug




VFIX MODE

SVC	SVD	Voltage Output(CPU Power)
0	0	1.4V
0	1	1.2V
1	0	1.0V
1	1	0.8V





Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2 Processor Socket SOCKET_638_PIN



Rev:E Add R555 by AMD
Design guide 41650 V1_03
on 5/8.

Need Check with nVidia




Quanta Computer Inc.

PROJECT : ZY5D


Size Document Number AMD Griffin CTRL & DEBUG Rev 38

Date: Wednesday, May 21, 2008 Sheet 4 of 35






PROCESSOR POWER AND GROUND



Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN




Athlon 64 S1g2 SOCKET_638_PIN
Athlon 64 S1g2
Processor Socket
SOCKET_638_PIN




AMD S1g2
Griffin
uPGA638
Top View

Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
AMD Griffin PWR & GND		3B
Date: Wednesday, May 21, 2008		Sheet 5 of 35



Quanta Computer Inc.
PROJECT : ZY5D
 Size Document Number **DDR-II SODIMM*2** Rev **38**
 Date: Wednesday, May 21, 2008 Sheet 6 of 35



Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	MCP77 HyperTransport Bus	3B
Date:	Wednesday, May 21, 2008	Sheet 7 of 35



U24B
FCBGA836-NVIDIA-MCP67

SEC 2 OF 8

Notice

Page 08 :

**MXM
circuit
ZY5D no
use it**

PEG_RXP0	F23	PE0_RX0_P
PEG_RXP1	G24	PE0_RX0_N
PEG_RXN0	F24	PE0_RX1_P
PEG_RXN1	F25	PE0_RX1_N
PEG_RXP2	D26	PE0_RX2_P
PEG_RXN2	D28	PE0_RX2_N
PEG_RXP3	C28	PE0_RX3_P
PEG_RXN3	D28	PE0_RX3_N
PEG_RXP4	C29	PE0_RX4_P
PEG_RXN4	C30	PE0_RX4_N
PEG_RXP5	D29	PE0_RX5_P
PEG_RXN5	D30	PE0_RX5_N
PEG_RXP6	F28	PE0_RX6_P
PEG_RXN6	F27	PE0_RX6_N
PEG_RXP7	F28	PE0_RX7_P
PEG_RXN7	F29	PE0_RX7_N
PEG_RXP8	H29	PE0_RX8_P
PEG_RXN8	H24	PE0_RX8_N
PEG_RXP9	H26	PE0_RX9_P
PEG_RXN9	H28	PE0_RX9_N
PEG_RXP10	H27	PE0_RX10_P
PEG_RXN10	H28	PE0_RX10_N
PEG_RXP11	K24	PE0_RX11_P
PEG_RXN11	K25	PE0_RX11_N
PEG_RXP12	K27	PE0_RX12_P
PEG_RXN12	K26	PE0_RX12_N
PEG_RXP13	K28	PE0_RX13_P
PEG_RXN13	K29	PE0_RX13_N
PEG_RXP14	J31	PE0_RX14_P
PEG_RXN14	J30	PE0_RX14_N
PEG_RXP15	K31	PE0_RX15_P
PEG_RXN15	K30	PE0_RX15_N

PCIE

PE0_TX0_P	D24	C_PEG_TXP0	C504	H_EVA1u10V#3	TXP0
PE0_TX0_N	C24	C_PEG_TXP1	C507	H_EVA1u10V#3	TXP1
PE0_TX1_P	B24	C_PEG_TXN1	C509	H_EVA1u10V#3	TXN1
PE0_TX2_P	B25	C_PEG_TXP2	C510	H_EVA1u10V#3	TXP2
PE0_TX2_N	D27	C_PEG_TXN2	C513	H_EVA1u10V#3	TXN2
PE0_TX3_P	B26	C_PEG_TXP3	C514	H_EVA1u10V#3	TXP3
PE0_TX3_N	C26	C_PEG_TXN3	C517	H_EVA1u10V#3	TXN3
PE0_TX4_P	C27	C_PEG_TXP4	C518	H_EVA1u10V#3	TXP4
PE0_TX4_N	D27	C_PEG_TXN4	C519	H_EVA1u10V#3	TXN4
PE0_TX5_P	A28	C_PEG_TXP5	C520	H_EVA1u10V#3	TXP5
PE0_TX5_N	B28	C_PEG_TXN5	C521	H_EVA1u10V#3	TXN5
PE0_TX6_P	A29	C_PEG_TXP6	C522	H_EVA1u10V#3	TXP6
PE0_TX6_N	B29	C_PEG_TXN6	C524	H_EVA1u10V#3	TXN6
PE0_TX7_P	A30	C_PEG_TXP7	C525	H_EVA1u10V#3	TXP7
PE0_TX7_N	B30	C_PEG_TXN7	C529	H_EVA1u10V#3	TXN7
PE0_TX8_P	B31	C_PEG_TXP8	C531	H_EVA1u10V#3	TXP8
PE0_TX8_N	B32	C_PEG_TXN8	C536	H_EVA1u10V#3	TXN8
PE0_TX9_P	C31	C_PEG_TXP9	C537	H_EVA1u10V#3	TXP9
PE0_TX9_N	C32	C_PEG_TXN9	C541	H_EVA1u10V#3	TXN9
PE0_TX10_P	D31	C_PEG_TXP10	C545	H_EVA1u10V#3	TXP10
PE0_TX10_N	D32	C_PEG_TXN10	C547	H_EVA1u10V#3	TXN10
PE0_TX11_P	E31	C_PEG_TXP11	C550	H_EVA1u10V#3	TXP11
PE0_TX11_N	E30	C_PEG_TXN11	C551	H_EVA1u10V#3	TXN11
PE0_TX12_P	F31	C_PEG_TXP12	C562	H_EVA1u10V#3	TXP12
PE0_TX12_N	F30	C_PEG_TXN12	C564	H_EVA1u10V#3	TXN12
PE0_TX13_P	G29	C_PEG_TXP13	C569	H_EVA1u10V#3	TXP13
PE0_TX13_N	G30	C_PEG_TXN13	C561	H_EVA1u10V#3	TXN13
PE0_TX14_P	H29	C_PEG_TXP14	C566	H_EVA1u10V#3	TXP14
PE0_TX14_N	H30	C_PEG_TXN14	C567	H_EVA1u10V#3	TXN14
PE0_TX15_P	H32	C_PEG_TXP15	C572	H_EVA1u10V#3	TXP15
PE0_TX15_N	H31	C_PEG_TXN15	C574	H_EVA1u10V#3	TXN15

Notice
Page 08 : MXM circuit
ZY5D no use it




[MINI CARD]

[TV]

[Giga LAN]

[NEW CARD]



Notice

[MINI CARD ZY5 only]

[TV ZY5 only , MINI
CARD ZY7 only]


[Giga LAN]

ZY5D B modify use single stack_wireless Card
[Card Reader] By Jack Weng

[NEW CARD]

Page 08 : NEW CARD circuit
ZY5D no use it



Notice



POWER connect to DLL_HT

For EMI


CLK_PCIE_MXM	C316	*10P_4
CLK_PCIE_MXM#	C317	*10P_4
CLK_PCIE_MINI	C310	*10P_4
CLK_PCIE_MINI#	C309	*10P_4
CLK_PCIE_NEW_C	C297	*10P_4
CLK_PCIE_NEW_C#	C296	*10P_4
CLK_PCIE_LAN	C235	*10P_4
CLK_PCIE_LAN#	C245	*10P_4
CLK_PCIE_TV	C284	*10P_4
CLK_PCIE_TV#	C292	*10P_4



Add 0R resistor, The resistor should only be
stuffed for MCP67D

Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	MCP77 PCI-Express Bus	3B
Date: Friday, July 25, 2008	Sheet	8 of 35



Quanta Computer Inc.
PROJECT : ZY5D


Size	Document Number	Rev
	MCP77 PCI/LPC/IDE	38
Date:	Wednesday, May 21, 2008	Sheet 9 of 35

U24C
FCBGA936-NVIDIA-MCP67

LAN

DACS

FLAT PANEL



6mA

56mA
24mA

63mA

133mA

133mA

Notice

PAGE : 10
HDMI circuit
ZY5D no use it


Notice

PAGE : 10
HDMI circuit
ZY5D no use it

9/17 NV FAE CHECK IT.


Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	MCP77 LAN and Graphics	3B
Date:	Wednesday, May 21, 2008	Sheet 10 of 35



Quanta Computer Inc.
PROJECT : ZY5D


Size	Document Number	Rev
	MCP77 SATA and USB	3B
Date:	Wednesday, May 21, 2008	Sheet 11 of 35



C3A:BCZ timing issue, modify to 22P

B2B: CHANGED CAP FROM 0.1U TO 1U FOR DELAY HT_VLD


ZY5D B TEST DEL MODEM BY JACK WENG



REV:E Modify by NV



REV:C Modify




REV:B Delete T20

Strap pin only

SMB/I2C PULL-UP




??? CHECK MB ID



HDCP 2-WIRE ROM




ZY5D B Modify By Jack Weng




Quanta Computer Inc.
PROJECT : ZY5D


Size Document Number **MCP77 HDA/SMB/PMU/GPIO/RTC** Rev 3B

MCP77 POWER PLANE/GND & BYPASS







To NEW-CARD & EXT. USB




Fingerprint



Bluetooth




CIR




Page 16 : NEW CARD circuit ZY5D no use it
Finger print circuit ZY5D no use it

INT. USB




MINI-CARD


Notice



3V for WWAN card is 2.75A



ZY5D B test has modified to single stack no TV card, only Wireless card




Page 16 : DUAL MINI CARD circuit ZY5D no use it




REV:C Modify

Quanta Computer Inc. PROJECT : ZY5D. Includes document number, date (Thursday, July 24, 2008), and sheet information (Sheet 16 of 35).


SATA1





SATA2




LED




To Power/B




ODD (SATA)




TP CONN



FAN



To Switch/B




REV:E add ESD


Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	HDD/ODD/LED/SW/TP/FAN	3B
Date:	Friday, July 25, 2008	Sheet 17 of 35


Giga LAN BCM5787M/5764M



LAN POWER




EEPROM




LAN SWITCH

Notice




Transformer

Source 1: DELTA LFE9249 DBOZR1LAN11
 Source 2: Bothand GST5009 DBKN1NLAN03




RJ45 connector




Quanta Computer Inc.
 PROJECT : ZY5D

Size	Document Number	Rev
	GigaLAN BCM5787M/5764M & RJ45	38
Date	Thursday, July 24, 2008	Sheet 16 of 35


CODEC




Codec/AMP Power




MDC




INT MIC.




SPEAKER




VR




Speaker Amplifier




LINE OUT Amplifier



LINE OUT/SPDIF




LINE IN




MIC




Amplifier POWER




MUTE




SUBWOOFER



TO DOCKING



ESD




Quanta Computer Inc.

PROJECT : ZYSD

Doc. Number: **CODEC/AMP/MDC**

Rev: **30**




Date: Thursday, July 25, 2008 Sheet: 19 of 39




R583/C661 = 10K/47pF => R584 Reside
R583/C661 = NC / NC => R585 Reside

Notice



Page 20 :
4 IN 1 CARD READER circuit ZY5D no use it




EEPROM



4 IN 1 CARD READER




CARDREADER POWER



Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	CARD READER RTS5158E	3B
Date:	Wednesday, May 21, 2008	Sheet 20 of 35




Notice

Page 21 :
VR circuit ZY5D no use it

I/O ADDRESS SETTING

I/O Address	
BADDR1-0	Index Data
0 0	XOR TREE TEST MODE
0 1	CORE DEFINED
1 0	2Eh 2Fh
1 1	164Eh 164Fh

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU




REV:B Modify

ACER ID




SPI FLASH




1/13 Confirm by vendor mail :
If the Southbridge enables Long Wait Abort by default, the flash device should be 50MHz (or faster)

H/W POWER GOOD



REV:B Modify

INTERNAL KEYBOARD STRIP SET



REV:B Modify






*08/10 FAE:
L43 CAN CHANGE FROM BEAD TO SHORT.
BUT, PLEASE PUT AGND & 32K CAP AVCC CAP AT ONE POINT.
ZS1 STILL USE BEAD FOR SAFE.

Quanta Computer Inc.
PROJECT : ZY5D





Size	Document Number	Rev
	WPCE775C_0DG & FLASH	3B

Date: Wednesday, May 21, 2008 Sheet 21 of 35

CABLE DOCK



**Page 22 :
CABLE DOCK circuit ZY5D no use it**



Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	CABLE DOCK	3B
Date:	Wednesday, May 21, 2008	Sheet 22 of 35

NOTE: IDSEL SELECTION!

THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.



22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS.

CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP_PGM TO CREATE VPP_VCC.

VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN 127

AD20 R309 *CB*100F_4 PCM IDSEL



ID Select : AD20
 Interrupt Pin : INTA#
 Request Indicate : REQ0#
 Grant Indicate : GNT0#




Check Footprint & P/N

22K TO 47K PULL-UPS MUST BE PLACED ON INTA#, PME#, SERIRQ# & CLKRUN#.

IDSEL SELECT POWER-ON-STRAPPING
 (SEE NOTE & TABLE FOR OPTIONS)




PCMCIA SOCKET



Quanta Computer Inc.

PROJECT : ZY5D

Size	Document Number	Rev
	PCMCIA(OZ601)	3B
Date:	Wednesday, May 21, 2008	Sheet 23 of 35




OFS/VFIXEN	Offset & Droop	SVC	VFIX
GND	O	O	X
+3.3V	X	X	O
+5V	X	O	X

Metal VID Codes

SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

VFIXEN VID Codes


SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8



Pin 49 is GND Pin


REV:B Modify


Quanta Computer Inc.
PROJECT : ZY5D
 Size: _____ Document Number: **AMD Griffin (ISL6265)** Rev: 38
 Date: Thursday, July 24, 2008 Sheet: 28 of 35



$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$

8A OCP --- OC=6.04K
 FDS6690AS Rds=15mOhm


 Quanta Computer Inc. PROJECT : ZYSD		Rev
		3B
Size	Document Number	
NB_CORE(RT8202)		
Date:	Wednesday, May 21, 2008	Sheet 27 of 35




$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$


8A OCP --- OC=6.04K
 FDS6690AS Rds=15mOhm

$VOUT = (1 + R2/R3) * 0.75$


 Quanta Computer Inc. PROJECT : ZYSD		Rev
		3B
Size	Document Number	
NB_VCC (RT8202)		
Date:	Wednesday, May 21, 2008	Sheet 28 of 35







NTC resistor on Thermal module



add 0927




add 0927



add 1002

Quanta Computer Inc.
PROJECT : ZY5D

Size	Document Number	Rev
	Discharge (1.1V/1.2V/2.5V)	3B
Date:	Thursday, July 24, 2008	Sheet 30 of 35



POWER	Distribution
VCC_CORE	CPU
+5VPCU	Battery LED , Power LED , USB , CIR , RTC
+3VPCU	HALL SENSOR , Battery LED , RF LED , kill SW , Jumper LED , KB , Power Board , EC , ID , SPI Flash , CIR
+NB_VCC	RS690M
+5V	CAMERA , Card Reader LED , ODD/HDD LED , Felica , T/P , T/sensor , CRT , HDMI , SB600 , CPU FAN , MXM , Headphone , EC , INT SPK AMP
+3V	HALL SENSOR , LCD PANEL , LVDS , WLAN , HD Decoder , NEW CARD , KB , KB LED , XD LED , Blue tooth , Touch sensor , Card Reader (OZ129) , ODD/HDD , HDMI , CRT , TVOUT , REQUIRED STRAPS , DEBUG STRAPS , SB600 , RS690M , DDR , CPU Thermal monitor , CPU FAN , CLK , MXM , VR , FM Tuner MDC , Headphone , EC , LAN , Codec(CX 20561)
+3V_S5	WLAN , NEW CARD , SB600 , MXM , LAN
+3VSUS	Finger print , SB600
+2.5V	CPU
+1.2V_S5	SB600
+1.8VVSUS	SB600 , DDR , CPU , HDT
+1.8V	SB600 , LCD , LVDS , RS690M
+1.2V	SB600 , RS690M , CPU , WLAN , HD Decoder , NEW CARD
+SMDDR_VTERM	DDR , CPU
+SMDDR_VREF	DDR
+5V_S5	

ZY5 Power on Sequence

