

# SANTANA - M51 MLB

## PRODUCTION RELEASED

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
M		508667	PRODUCTION RELEASED	06/04/07	06/22/04

PDF	CSA	CONTENTS	MASTER	DATE
2	2	System Block Diagram	M51_PAUL	08/04/2006
3	3	Power Block Diagram	M51_PAUL	08/04/2006
4	4	BOM Config	M51_DAVE (MASTER)	
5	5	FUNC TEST 1 OF 2	M51_HENRY	08/04/2006
6	6	POWER CONN / MISC	M51_PAUL	08/04/2006
7	7	CPU 1 OF 2-FSB	M50_HENRY	08/04/2006
8	8	CPU 2 OF 2-PWR/GND	M50_HENRY	08/04/2006
9	9	CPU DECAPS & VID<>	M51_HENRY	08/04/2006
10	10	ASIC TEMP SENSORS	M51_DAVE (MASTER)	
11	11	CPU ITP700FLEX DEBUG	M50_HENRY	08/04/2006
12	12	NB CPU Interface	M50_HENRY	08/04/2006
13	13	NB PEG / Video Interfaces	M50_HENRY	08/04/2006
14	14	NB Misc Interfaces	M50_HENRY	08/04/2006
15	15	NB DDR2 Interfaces	M50_HENRY	08/04/2006
16	16	NB Power 1	M51_HENRY	08/04/2006
17	17	NB Power 2	M51_HENRY	08/04/2006
18	18	NB Grounds	M50_HENRY	08/04/2006
19	19	NB (GM) Decoupling	M51_DAVE (MASTER)	
20	20	NB Config Straps	M50_HENRY	08/04/2006
21	21	SB: 1 OF 4	M50_DOUG	08/04/2006
22	22	SB: 2 OF 4	M51_DOUG	08/04/2006
23	23	SB: 3 OF 4	M51_DOUG	08/04/2006
24	24	SB: 4 OF 4	M50_DOUG	08/04/2006
25	25	SB: DECOUPLING	M51_DOUG	08/04/2006
26	26	SB: MISC	M50_DOUG	08/04/2006
27	27	M51 SMBus Connections	M51_DAVE (MASTER)	
28	28	DDR2 SO-DIMM Connector A	M51_HENRY	08/04/2006
29	29	DDR2 SO-DIMM Connector B	M51_HENRY	08/04/2006
30	30	Memory Active Termination	M50_HENRY	08/04/2006
31	31	Memory Vtt Supply	M50_HENRY	08/04/2006
32	33	CLOCKS	M50_HENRY	08/04/2006
33	34	CLOCKS: TERMINATIONS	M51_HENRY	08/04/2006
34	38	Disk Connectors	M51_DOUG	08/04/2006
35	41	ETHERNET CONTROLLER	M50_DOUG	08/04/2006
36	42	ETHERNET MISC	M51_DOUG	08/04/2006
37	43	ETHERNET CONNECTOR	M51_DOUG	08/04/2006

PDF	CSA	CONTENTS	MASTER	DATE
38	44	FW: 1394B-LINK/PHY	M51_DOUG	08/04/2006
39	45	FW: 1394B MISC	M51_DOUG	08/04/2006
40	46	FIREWIRE CONNECTORS	M51_DOUG	08/04/2006
41	47	USB Device Interfaces	M51_DOUG	08/04/2006
42	53	AIRPORT CONN	M51_DOUG	08/04/2006
43	54	PCI-E CONNECTIONS	M51_DOUG	08/04/2006
44	58	SMC	M51_HENRY	08/04/2006
45	59	SMC & TPM SUPPORT	M51_HENRY	07/31/2006
46	60	LPC+ CONN	M51_HENRY	08/04/2006
47	63	SPI BOOTROM	M50_DOUG	08/04/2006
48	65	HD AND OD FAN	M51_HENRY	08/04/2006
49	66	CPU FAN, HD & OD TEMP	M51_HENRY	08/04/2006
50	67	TPM	M51_HENRY	08/04/2006
51	68	AUDIO: CODEC	AUDIO	08/04/2006
52	69	AUDIO: LINE INPUT AMP	AUDIO	08/04/2006
53	70	AUDIO: COMBO OUT AMP	AUDIO	08/04/2006
54	71	AUDIO: SPEAKER AMP_1	AUDIO	08/04/2006
55	72	AUDIO: SPEAKER AMP	AUDIO	08/04/2006
56	73	AUDIO: CONNECTORS	AUDIO	08/04/2006
57	74	AUDIO: POWER SUPPLIES	AUDIO	08/04/2006
58	75	IMVP6 CPU VCore Regulator	M51_PAUL	08/04/2006
59	76	CPU & SYSTEM SENSE	M51_DAVE (MASTER)	
60	77	PWR GOOD	M51_PAUL	08/04/2006
61	78	3V DC/DC 2.5V	M51_PAUL	08/04/2006
62	79	1.8V & 1.2V VREG	M51_PAUL	08/04/2006
63	80	1.5V_S0 & 1.05V_S0 VREG	M51_PAUL	08/04/2006
64	82	5V DC/DC	M51_PAUL	08/04/2006
65	83	S0 AND S3 FETS	M51_PAUL	08/04/2006
66	84	MXM PCI-E & PWR	M51_DAVE (MASTER)	
67	85	MXM I/O	M51_DAVE (MASTER)	
68	94	Internal Display Conns	M51_DAVE (MASTER)	
69	97	External Display Conns	M51_DAVE (MASTER)	


### Schematic / PCB #'s


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7039	1	PCB, SCHEM, MLB, M51	SCH1		
820-1984	1	PCB, FAB, MLB, M51	MLB1		


NEW M51 630 BOMS 9/7  
CURRENT: REV F 11/13  
SCH: REV K

M51A REV A 11/13

M51A CANCELLED 1/16/07  
NEW BOOTROM & BOMS 1/16/07

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX: _____		DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX: _____		ENG APPD	MFG APPD		
X.XXX: _____		QA APPD	DESIGNER		
ANGLES: _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		TITLE	
 THIRD ANGLE PROJECTION		SIZE D		DRAWING NUMBER 051-7039 REV. M	
				SHT 1 OF 97	





"S0" RAILS  
ONLY ON IN RUN

"S3" RAILS  
ON IN RUN AND SLEEP

"S5" RAILS  
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

**Power Block Diagram**

SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>M</b>
	SCALE NONE	SHEET 3 OF 97	

Production BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7899	PCBA,MLB,2.33GHZ,M51	M51_COMMON,M51_BEST,EEE_WZD,PRODUCTION,M51
630-7898	PCBA,MLB,2.16GHZ,M51	M51_COMMON,M51_BETTER,EEE_WZC,PRODUCTION,M51
630-8043	PCBA,MLB,2.33GHZ,M51,NEWROM,EEE:XCX	M51_COMMON,M51_BEST,EEE_XCX,PRODUCTION,M51A
630-8673	PCBA,MLB,2.16GHZ,M51,NEWROM,EEE:XY9	M51_COMMON,M51_BETTER,EEE_XY9,PRODUCTION,M51A

TOP TWO BOMS WERE INITIAL M51 PRODUCTION

BOTTOM TWO USED TO BE M51A, THEN M51 WAS CANCELLED SO THESE JUST TRACK A NEW BOOT ROM

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0086	126S0078		ALL	Sanyo alt for Nich.
126S0099	126S0073		ALL	Sanyo alt for Nich.
126S0068	126S0088		ALL	Sanyo alt for Nich.
124-0361	124-0339		ALL	SANYO ALT

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0141	378S0140		ALL	GREEN LED ALT.
353S1461	353S1465		U7500	CPU VREG NEW REV
740S0044	740S0028		F9710	DVI DDC (LITTLEFUSE)
138S0567	138S0516		ALL	CAP CONSOLIDATION
376S0388	376S0444		ALL	ON SEMI 2ND SRC FOR IR
138S0608	138S0576		ALL	2ND SRC FOR SUPPLY

Development BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
603-8960	PCBA,DEVBOM,M51	M51_DEVELOPMENT

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M51_COMMON	COMMON,M51_COMMON1,M51_COMMON2,ALTERNATE
M51_COMMON1	CPU_TSENS_EXT,GPU_TSENS_INT,GPU_TSENS_EXT,MXM_ROM,NBCFG_PEG_REVERSE
M51_COMMON2	SB_SYSRST_4_PVT,ITP,MEROM,AMB_TSENS,CPU_PWR_SENSE
M51_DEVELOPMENT	DEVELOPMENT,M51_DEV1
M51_DEV1	CPU_TSENS_INT,SYS_PWR_SENSE,MXM_PWR_SENSE

BarCode Label / EEE #'s

MEROM BOM OPTION DUE TO PAGE 76 SHARING W/ M50

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:WZD]	CRITICAL	EEE_WZD
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:WZC]	CRITICAL	EEE_WZC
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:XCX]	CRITICAL	EEE_XCX
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:XY9]	CRITICAL	EEE_XY9

SENSOR STUFFING OPTIONS

MUST STUFF WHEN SYS\_PWR\_SENSE IS NOT STUFFED (I.E. WHEN DEVELOPMENT BOM IS NOT STUFFED)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
102S0699	1	RES,0-OHM,2010	R7650	PRODUCTION
116S0090	1	RES,10K-OHM,5%,0402	C7650	PRODUCTION
116S0090	1	RES,10K-OHM,5%,0402	C7650	PRODUCTION

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

MUST STUFF WHEN MXM\_PWR\_SENSE IS NOT STUFFED (IF THIS MOVES TO DEV BOM)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
107S0070	1	RES,0-OHM,2512	R8450	PRODUCTION
116S0090	1	RES,10K-OHM,5%,0402	C8458	PRODUCTION
116S0090	1	RES,10K-OHM,5%,0402	C8459	PRODUCTION

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

MUST STUFF WHEN CPU\_PWR\_SENSE IS NOT STUFFED (IF THIS MOVES TO DEV BOM)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0090	1	RES,10K-OHM,5%,0402	C7602	NOSTUFF
116S0090	1	RES,10K-OHM,5%,0402	C7612	NOSTUFF

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

CHIPSET, ROMS, ETC.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
511S0025	1	IC,CPU-SKT,479BGA	J0700	CRITICAL	
338S0328	1	IC,945PM,NORTHBRIDGE	U1200	CRITICAL	
343S0385	1	IC,SB,652BGA	U2100	CRITICAL	
359S0117	1	IC,SLG84435,CLK GEN,68PIN QFN	U3301	CRITICAL	
338S0270	1	IC,88E8053,GIGABIT ENET XCVR,64P QFN,NO	U4101	CRITICAL	
341S1797	1	IC,ENET LAN ROM	U4102	CRITICAL	
341S1789	1	IC,TPM,TSSOP,28P	U6700	CRITICAL	TPM
353S1465	1	IC,CPU VREG,IMVP,TWO PHASE,SCREENED	U7500	CRITICAL	
341S1892	1	IC,2K I2C EEPROM,MXM,M51	U8570	CRITICAL	MXM_ROM
341T0019	1	IC,EFI BOOT ROM,M51	U6301	CRITICAL	M51
341T0060	1	IC,EFI BOOT ROM,M51A	U6301	CRITICAL	M51A
341T0020	1	IC,SMC,M51	U5800	CRITICAL	

PROCESSORS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3392	1	MEROM 2.33GHZ, M51	CPU	CRITICAL	M51_BEST
337S3390	1	MEROM 2.16GHZ, M51	CPU	CRITICAL	M51_BETTER

Misc. Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
742-0048	1	BAT,COIN,3V,220MAH,CR2032	BT2600	CRITICAL	NOSTUFF
820-2038	1	IO ALIGNMENT BOARD, M51	PCB2	CRITICAL	
946-0743	1	IO ALIGNMENT BOARD ADHESIVE	ADH1	CRITICAL	

BATTERY IS INSTALLED AT FATP

BOM Config

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	4	97	M

LAYOUT: PLACE CLOSE TO DESTINATION  
\* OPPOSITE END FROM CLOCK BUFFER

FSB SIGNALS

34 21 SB\_CLK100M\_SATA\_P PP6C4 OMIT P4MM  
34 21 SB\_CLK100M\_SATA\_N PP6C5 OMIT P4MM

34 23 SB\_CLK14P3M\_TIMER PP6D9 OMIT P4MM  
34 23 SB\_CLK48M\_USBC1LR PP6E0 OMIT P4MM

34 22 PCI\_CLK\_SB PP6D0 OMIT P4MM  
44 24 PCI\_CLK\_FW PP626 OMIT P4MM  
58 24 PCI\_CLK\_SMC PP627 OMIT P4MM

LAYOUT NOTE: PLACE NEAR SOUTHBRIDGE

38 21 IDE\_PDIOR\_L PP6C6 OMIT P4MM  
38 21 IDE\_PDIORDY PP6C7 OMIT P4MM  
38 21 IDE\_PDD<9> PP6C8 OMIT P4MM

54 22 PCIE\_B\_D2R\_P PP600 OMIT P4MM  
54 22 PCIE\_B\_D2R\_N PP601 OMIT P4MM  
22 14 DMI\_N2S\_P<0> PP6D3 OMIT P4MM  
22 14 DMI\_N2S\_N<0> PP6D4 OMIT P4MM

67 60 58 21 5 LPC\_FRAME\_L PP6D8 OMIT P4MM  
63 58 22 SPI\_SO PP612 OMIT P4MM  
63 58 22 SPI\_SI PP613 OMIT P4MM

ALL I2C BUSES (PLACE IN ACCESSIBLE LOCATION TOP SIDE)

27 SMBUS\_SB\_SCL PP604 OMIT P4MM  
27 SMBUS\_SB\_SDA PP605 OMIT P4MM

27 SMBUS\_SMC\_A\_S3\_SCL PP610 OMIT P4MM  
27 SMBUS\_SMC\_A\_S3\_SDA PP611 OMIT P4MM

12 11 7 FSB\_CPURST\_L PP621 OMIT P4MM

LAYOUT NOTE: PLACE NEAR NORTHBRIDGE

75 26 14 5 VR\_PWRGOOD\_DELAY PP665 OMIT P4MM  
14 NB\_RST\_IN\_LR PP666 OMIT P4MM

22 14 DMI\_S2N\_N<0> PP673 OMIT P4MM  
22 14 DMI\_S2N\_P<0> PP674 OMIT P4MM  
19 14 MEM\_VREF\_NB\_0 PP6E1 OMIT P4MM  
19 14 MEM\_VREF\_NB\_1 PP675 OMIT P4MM

1473 NC\_NB\_CFG<17> MAKE\_BASE=TRUE  
1474 NC\_NB\_CFG<15> MAKE\_BASE=TRUE  
1475 NC\_NB\_CFG<14> MAKE\_BASE=TRUE  
1476 NC\_NB\_CFG<13> MAKE\_BASE=TRUE  
1477 NC\_NB\_CFG<12> MAKE\_BASE=TRUE  
1478 NC\_NB\_CFG<11> MAKE\_BASE=TRUE  
1479 NC\_NB\_CFG<10> MAKE\_BASE=TRUE  
1480 NC\_NB\_CFG<8> MAKE\_BASE=TRUE  
1481 NC\_NB\_CFG<6> MAKE\_BASE=TRUE  
1482 NC\_NB\_CFG<4> MAKE\_BASE=TRUE  
1483 NC\_NB\_CFG<3> MAKE\_BASE=TRUE

I513 TP\_PCI\_GNT3\_L MAKE\_BASE=TRUE  
22 PCI\_GNT3\_L

SPARE\_USB\_PORT  
22 USB\_F\_N TP\_USB\_F\_N MAKE\_BASE=TRUE  
22 USB\_F\_P TP\_USB\_F\_P MAKE\_BASE=TRUE

INVERTER\_DOES\_NOT\_USE\_THIS\_SIGNAL  
19 13 LVDS\_BKLTEN TP\_LVDS\_BKLTEN MAKE\_BASE=TRUE

64 NC\_AUD\_BI\_PORT\_G\_L NO\_TEST=TRUE  
64 NC\_AUD\_VREF\_PORT\_C NO\_TEST=TRUE  
64 NC\_AUD\_VREF\_PORT\_D NO\_TEST=TRUE  
59 NC\_SMC\_BATT\_CHG\_EN NO\_TEST=TRUE  
59 NC\_SMC\_BATT\_ISET NO\_TEST=TRUE  
59 NC\_SMC\_BATT\_TRICKLE\_PU\_L NO\_TEST=TRUE  
59 NC\_SMC\_BATT\_VSET NO\_TEST=TRUE  
59 NC\_SMC\_P20 NO\_TEST=TRUE  
59 NC\_SMC\_P21 NO\_TEST=TRUE  
59 NC\_SMC\_P22 NO\_TEST=TRUE  
59 NC\_SMC\_P23 NO\_TEST=TRUE  
59 NC\_SMC\_P26 NO\_TEST=TRUE  
59 NC\_SMC\_P27 NO\_TEST=TRUE  
59 NC\_SMC\_SYS\_ISET NO\_TEST=TRUE  
59 NC\_SMC\_SYS\_VSET NO\_TEST=TRUE  
59 NC\_SMS\_X\_AXIS NO\_TEST=TRUE  
59 NC\_SMS\_Y\_AXIS NO\_TEST=TRUE  
59 NC\_SMS\_Z\_AXIS NO\_TEST=TRUE

84 13 PEG\_R2D\_C\_N<0> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<0> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<1> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<1> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<2> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<2> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<3> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<3> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<4> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<4> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<5> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<5> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<6> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<6> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<7> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<7> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<8> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<8> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<9> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<9> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<10> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<10> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<11> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<11> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<12> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<12> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<13> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<13> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<14> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<14> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_N<15> NO\_TEST=TRUE  
84 13 PEG\_R2D\_C\_P<15> NO\_TEST=TRUE

73 NC\_J7302\_3 NO\_TEST=TRUE  
73 NC\_J7302\_6 NO\_TEST=TRUE  
68 NC\_AUD\_BI\_PORT\_E\_L NO\_TEST=TRUE  
68 NC\_AUD\_BI\_PORT\_E\_R NO\_TEST=TRUE  
59 NC\_SMC\_MEM\_ISENSE NO\_TEST=TRUE  
68 NC\_AUD\_BI\_PORT\_H\_L NO\_TEST=TRUE  
68 NC\_AUD\_BI\_PORT\_H\_R NO\_TEST=TRUE  
68 NC\_AUD\_VREF\_PORT\_B NO\_TEST=TRUE

29 TP\_MEM\_B\_A<15> NO\_TEST=TRUE  
29 TP\_MEM\_B\_A<14> NO\_TEST=TRUE


84 13 PEG\_R2D\_N<0> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<0> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<1> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<1> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<2> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<2> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<3> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<3> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<4> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<4> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<5> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<5> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<6> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<6> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<7> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<7> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<8> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<8> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<9> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<9> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<10> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<10> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<11> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<11> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<12> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<12> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<13> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<13> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<14> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<14> NO\_TEST=TRUE  
84 13 PEG\_R2D\_N<15> NO\_TEST=TRUE  
84 13 PEG\_R2D\_P<15> NO\_TEST=TRUE

66 75 3 PPVCORE\_CPU FUNC\_TEST=TRUE  
80 79 78 77 76 66 65 26 6 5 3 PP3V3\_S5 FUNC\_TEST=TRUE  
83 78 3 PP2V5\_S5 FUNC\_TEST=TRUE  
79 3 PP1V8\_S3 FUNC\_TEST=TRUE  
80 3 PP1V2\_S3 FUNC\_TEST=TRUE  
80 3 PP1V5\_S0 FUNC\_TEST=TRUE  
80 34 3 PP1V05\_S0 FUNC\_TEST=TRUE  
83 82 80 79 78 77 75 59 5 3 PP5V\_S0 FUNC\_TEST=TRUE  
97 83 75 59 3 PP5V\_S5 FUNC\_TEST=TRUE  
80 79 78 77 76 66 65 26 6 5 3 PP3V3\_S5 FUNC\_TEST=TRUE  
84 83 76 45 41 27 26 10 6 3 PP3V3\_S0 FUNC\_TEST=TRUE  
83 3 PP24V\_S0 FUNC\_TEST=TRUE

11 7 XDP\_BPM\_L<3> FUNC\_TEST=TRUE  
11 7 XDP\_BPM\_L<2> FUNC\_TEST=TRUE  
11 7 XDP\_BPM\_L<1> FUNC\_TEST=TRUE  
11 7 XDP\_BPM\_L<0> FUNC\_TEST=TRUE  
26 11 7 XDP\_DBRESET\_L FUNC\_TEST=TRUE  
26 59 SW\_RST\_BTN\_L FUNC\_TEST=TRUE  
59 POWER\_BUTTON\_L FUNC\_TEST=TRUE  
67 60 58 21 LPC\_AD<0> FUNC\_TEST=TRUE  
67 60 58 21 LPC\_AD<1> FUNC\_TEST=TRUE  
67 60 58 21 LPC\_AD<2> FUNC\_TEST=TRUE  
67 60 58 21 LPC\_AD<3> FUNC\_TEST=TRUE  
67 60 58 21 LPC\_FRAME\_L FUNC\_TEST=TRUE  
67 60 58 21 PM\_CLKRUN\_L FUNC\_TEST=TRUE  
60 58 22 BOOT\_LPC\_SPI\_L FUNC\_TEST=TRUE  
60 6 DEBUG\_RST\_L FUNC\_TEST=TRUE  
60 59 21 FWH\_INIT\_L FUNC\_TEST=TRUE  
60 34 PCI\_CLK\_PORT80 FUNC\_TEST=TRUE  
67 60 58 23 INT\_SERIRQ FUNC\_TEST=TRUE  
67 60 58 23 PM\_SUS\_STAT\_L FUNC\_TEST=TRUE  
60 58 SMC\_MD1 FUNC\_TEST=TRUE  
60 58 SMC\_RST\_L FUNC\_TEST=TRUE  
60 58 SMC\_NMI FUNC\_TEST=TRUE  
60 23 SV\_SET\_UP FUNC\_TEST=TRUE  
76 58 ISENSE\_CAL\_EN FUNC\_TEST=TRUE  
94 85 INV\_ENABLE\_BL FUNC\_TEST=TRUE  
94 LCD\_PWM FUNC\_TEST=TRUE  
75 8 CPU\_VID<0> FUNC\_TEST=TRUE  
75 8 CPU\_VID<1> FUNC\_TEST=TRUE  
75 8 CPU\_VID<2> FUNC\_TEST=TRUE  
75 8 CPU\_VID<3> FUNC\_TEST=TRUE  
75 8 CPU\_VID<4> FUNC\_TEST=TRUE  
75 8 CPU\_VID<5> FUNC\_TEST=TRUE  
75 8 CPU\_VID<6> FUNC\_TEST=TRUE  
75 14 PM\_DPRS1PVR FUNC\_TEST=TRUE  
75 14 CPU\_DPRST\_L FUNC\_TEST=TRUE  
75 21 7 VR\_PWRGOOD\_DELAY FUNC\_TEST=TRUE  
75 26 14 5 VR\_PWRGOOD\_CK410 FUNC\_TEST=TRUE  
26 23 ALL\_SYS\_PWRGD FUNC\_TEST=TRUE  
84 77 58 26 PM\_SLP\_S4\_L FUNC\_TEST=TRUE  
77 58 23 PM\_SLP\_S3\_L FUNC\_TEST=TRUE


60 59 58 SMC\_TCK FUNC\_TEST=TRUE  
60 59 58 SMC\_TDI FUNC\_TEST=TRUE  
60 59 58 SMC\_TDO FUNC\_TEST=TRUE  
60 59 58 SMC\_TMS FUNC\_TEST=TRUE  
60 58 SMC\_TRST\_L FUNC\_TEST=TRUE  
60 59 58 SMC\_TX\_L FUNC\_TEST=TRUE  
60 59 58 SMC\_RX\_L FUNC\_TEST=TRUE  
59 SMC\_MANUAL\_RST\_L FUNC\_TEST=TRUE  
11 7 XDP\_TCK FUNC\_TEST=TRUE  
11 7 XDP\_TDI FUNC\_TEST=TRUE  
11 7 XDP\_TDO FUNC\_TEST=TRUE  
11 7 XDP\_TMS FUNC\_TEST=TRUE  
11 7 XDP\_TRST\_L FUNC\_TEST=TRUE  
59 5 POWER\_BUTTON\_L FUNC\_TEST=TRUE  
26 5 SW\_RST\_BTN\_L FUNC\_TEST=TRUE  
16 NB\_TSENS\_HS\_DXP FUNC\_TEST=TRUE  
16 NB\_TSENS\_HS\_DYN FUNC\_TEST=TRUE  
34 11 CPU\_XDP\_CLK\_N FUNC\_TEST=TRUE  
34 11 CPU\_XDP\_CLK\_P FUNC\_TEST=TRUE  
11 ITPRESET\_L FUNC\_TEST=TRUE  
11 XDP\_BPM\_L<5> FUNC\_TEST=TRUE  
11 XDP\_BPM\_L<4> FUNC\_TEST=TRUE

MISC GROUND VIAS




**FUNC TEST 1 OF 2**  
SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	5 OF	97
NONE			



**POWER CONN / MISC**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	6 OF	97
NONE			



**CPU 1 OF 2-FSB**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>M</b>
	SCALE NONE	SHEET 7 OF 97	



**CPU 2 OF 2-PWR/GND**

SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT 8 OF 97		
NONE			




8 7 6 5 4 3 2 1

### CPU HEATSINK MOUNTING HOLES




WE HAD A 330UF ELEC CAP HERE FOR 1.05V RAIL - CHECK WE CAN REMOVE

### VCCP CORE DECOUPLING



### VCC CORE DECOUPLING

DESIGN FOR 44 CERAMIC AND 3 ELECT BULK 1800UF



**CPU DECAPS & VID<>**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	9 OF	97
NONE			

8 7 6 5 4 3 2 1

D

C

B

A

D


C

B


A

CPU INTERNAL DIODE THERMAL SENSOR


NOTE:  
IF CPU T DIODE TO BE READ IN OFF STATE,  
THEN THIS SHOULD BE S5




NB HEATSINK TEMPERATURE SENSE




CPU AND GPU REMOTE HEATSINK THERMAL SENSORS



MXM CARD TEMPERATURE SENSOR (GPU INTERNAL DIODE)




AMBIENT TEMPERATURE (CPU FAN INTAKE) SENSOR



**ASIC TEMP SENSORS**  
 SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	10 OF	97
NONE			

# CPU ITP700FLEX DEBUG SUPPORT




**CPU ITP700FLEX DEBUG**  
 SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	11 OF	97
NONE			



**NB CPU Interface**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	12 OF 97	
NONE			

**LVDS Disable**  
 Can leave all signals NC if LVDS is not implemented  
 Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used  
 VCCD\_LVDS must remain powered with proper decoupling.  
 Otherwise, tie VCCD\_LVDS to GND also.

**TV-Out Signal Usage:**  
 Composite: DACA only  
 S-Video: DACB & DACC only  
 Component: DACA, DACB & DACC  
 Unused DAC outputs must remain powered, but can omit  
 filtering components. Unused DAC outputs should  
 connect to GND through 75-ohm resistors.

**TV-Out Disable**  
 Tie DACx\_OUT, IRTNx, and IREF to 1.5V power rail.  
 Tie VCCD\_TVDAC, VCCD\_QTVDAC, VCCA\_TVDACx, and  
 VCCA\_TVVBG to 1.5V power rail. Tie VSSA\_TVVBG to GND.

**CRT Disable**  
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie  
 HSYNC and VSYNC to GND. Tie VCCA\_CRTDAC to VCC Core  
 rail, and tie VSSA\_CRTDAC and VCC\_SYNC to GND.



SDVO Alternate Function

SDVO\_TVCLKIN#  
 SDVO\_INT#  
 SDVO\_FLDSTALL#


SDVO\_TVCLKIN  
 SDVO\_INT  
 SDVO\_FLDSTALL

SDVOB\_RED#  
 SDVOB\_GREEN#  
 SDVOB\_BLUE#  
 SDVOB\_CLKN  
 SDVOC\_RED#  
 SDVOC\_GREEN#  
 SDVOC\_BLUE#  
 SDVOC\_CLKN

SDVOB\_RED  
 SDVOB\_GREEN  
 SDVOB\_BLUE  
 SDVOB\_CLKP  
 SDVOC\_RED  
 SDVOC\_GREEN  
 SDVOC\_BLUE  
 SDVOC\_CLKP

**NB PEG / Video Interfaces**  
 SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	13 OF 97	
NONE			



**NB Misc Interfaces**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	14 OF	97
NONE			



**NB DDR2 Interfaces**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	15 OF 97	
NONE			



NCTF balls are Not Critical To Function  
 These connections can break without impacting part performance.

U1200  
 945GM  
 NB  
 BGA  
 (7 OF 10)  
 NCTF

VCCAUX\_NCTF0  
 VCCAUX\_NCTF1  
 VCCAUX\_NCTF2  
 VCCAUX\_NCTF3  
 VCCAUX\_NCTF4  
 VCCAUX\_NCTF5  
 VCCAUX\_NCTF6  
 VCCAUX\_NCTF7  
 VCCAUX\_NCTF8  
 VCCAUX\_NCTF9  
 VCCAUX\_NCTF10  
 VCCAUX\_NCTF11  
 VCCAUX\_NCTF12

VCCAUX\_NCTF13  
 VCCAUX\_NCTF14  
 VCCAUX\_NCTF15  
 VCCAUX\_NCTF16  
 VCCAUX\_NCTF17  
 VCCAUX\_NCTF18  
 VCCAUX\_NCTF19  
 VCCAUX\_NCTF20  
 VCCAUX\_NCTF21  
 VCCAUX\_NCTF22  
 VCCAUX\_NCTF23  
 VCCAUX\_NCTF24  
 VCCAUX\_NCTF25  
 VCCAUX\_NCTF26  
 VCCAUX\_NCTF27  
 VCCAUX\_NCTF28  
 VCCAUX\_NCTF29  
 VCCAUX\_NCTF30  
 VCCAUX\_NCTF31  
 VCCAUX\_NCTF32  
 VCCAUX\_NCTF33  
 VCCAUX\_NCTF34  
 VCCAUX\_NCTF35  
 VCCAUX\_NCTF36  
 VCCAUX\_NCTF37  
 VCCAUX\_NCTF38  
 VCCAUX\_NCTF39  
 VCCAUX\_NCTF40  
 VCCAUX\_NCTF41  
 VCCAUX\_NCTF42  
 VCCAUX\_NCTF43  
 VCCAUX\_NCTF44  
 VCCAUX\_NCTF45  
 VCCAUX\_NCTF46  
 VCCAUX\_NCTF47  
 VCCAUX\_NCTF48  
 VCCAUX\_NCTF49  
 VCCAUX\_NCTF50  
 VCCAUX\_NCTF51  
 VCCAUX\_NCTF52  
 VCCAUX\_NCTF53  
 VCCAUX\_NCTF54  
 VCCAUX\_NCTF55  
 VCCAUX\_NCTF56  
 VCCAUX\_NCTF57

VCCAUX\_NCTF0  
 VCCAUX\_NCTF1  
 VCCAUX\_NCTF2  
 VCCAUX\_NCTF3  
 VCCAUX\_NCTF4  
 VCCAUX\_NCTF5  
 VCCAUX\_NCTF6  
 VCCAUX\_NCTF7  
 VCCAUX\_NCTF8  
 VCCAUX\_NCTF9  
 VCCAUX\_NCTF10  
 VCCAUX\_NCTF11  
 VCCAUX\_NCTF12  
 VCCAUX\_NCTF13  
 VCCAUX\_NCTF14  
 VCCAUX\_NCTF15  
 VCCAUX\_NCTF16  
 VCCAUX\_NCTF17  
 VCCAUX\_NCTF18  
 VCCAUX\_NCTF19  
 VCCAUX\_NCTF20  
 VCCAUX\_NCTF21  
 VCCAUX\_NCTF22  
 VCCAUX\_NCTF23  
 VCCAUX\_NCTF24  
 VCCAUX\_NCTF25  
 VCCAUX\_NCTF26  
 VCCAUX\_NCTF27  
 VCCAUX\_NCTF28  
 VCCAUX\_NCTF29  
 VCCAUX\_NCTF30  
 VCCAUX\_NCTF31  
 VCCAUX\_NCTF32  
 VCCAUX\_NCTF33  
 VCCAUX\_NCTF34  
 VCCAUX\_NCTF35  
 VCCAUX\_NCTF36  
 VCCAUX\_NCTF37  
 VCCAUX\_NCTF38  
 VCCAUX\_NCTF39  
 VCCAUX\_NCTF40  
 VCCAUX\_NCTF41  
 VCCAUX\_NCTF42  
 VCCAUX\_NCTF43  
 VCCAUX\_NCTF44  
 VCCAUX\_NCTF45  
 VCCAUX\_NCTF46  
 VCCAUX\_NCTF47  
 VCCAUX\_NCTF48  
 VCCAUX\_NCTF49  
 VCCAUX\_NCTF50  
 VCCAUX\_NCTF51  
 VCCAUX\_NCTF52  
 VCCAUX\_NCTF53  
 VCCAUX\_NCTF54  
 VCCAUX\_NCTF55  
 VCCAUX\_NCTF56  
 VCCAUX\_NCTF57

VCCAUX\_NCTF0  
 VCCAUX\_NCTF1  
 VCCAUX\_NCTF2  
 VCCAUX\_NCTF3  
 VCCAUX\_NCTF4  
 VCCAUX\_NCTF5  
 VCCAUX\_NCTF6  
 VCCAUX\_NCTF7  
 VCCAUX\_NCTF8  
 VCCAUX\_NCTF9  
 VCCAUX\_NCTF10  
 VCCAUX\_NCTF11  
 VCCAUX\_NCTF12  
 VCCAUX\_NCTF13  
 VCCAUX\_NCTF14  
 VCCAUX\_NCTF15  
 VCCAUX\_NCTF16  
 VCCAUX\_NCTF17  
 VCCAUX\_NCTF18  
 VCCAUX\_NCTF19  
 VCCAUX\_NCTF20  
 VCCAUX\_NCTF21  
 VCCAUX\_NCTF22  
 VCCAUX\_NCTF23  
 VCCAUX\_NCTF24  
 VCCAUX\_NCTF25  
 VCCAUX\_NCTF26  
 VCCAUX\_NCTF27  
 VCCAUX\_NCTF28  
 VCCAUX\_NCTF29  
 VCCAUX\_NCTF30  
 VCCAUX\_NCTF31  
 VCCAUX\_NCTF32  
 VCCAUX\_NCTF33  
 VCCAUX\_NCTF34  
 VCCAUX\_NCTF35  
 VCCAUX\_NCTF36  
 VCCAUX\_NCTF37  
 VCCAUX\_NCTF38  
 VCCAUX\_NCTF39  
 VCCAUX\_NCTF40  
 VCCAUX\_NCTF41  
 VCCAUX\_NCTF42  
 VCCAUX\_NCTF43  
 VCCAUX\_NCTF44  
 VCCAUX\_NCTF45  
 VCCAUX\_NCTF46  
 VCCAUX\_NCTF47  
 VCCAUX\_NCTF48  
 VCCAUX\_NCTF49  
 VCCAUX\_NCTF50  
 VCCAUX\_NCTF51  
 VCCAUX\_NCTF52  
 VCCAUX\_NCTF53  
 VCCAUX\_NCTF54  
 VCCAUX\_NCTF55  
 VCCAUX\_NCTF56  
 VCCAUX\_NCTF57


VCCAUX\_NCTF0  
 VCCAUX\_NCTF1  
 VCCAUX\_NCTF2  
 VCCAUX\_NCTF3  
 VCCAUX\_NCTF4  
 VCCAUX\_NCTF5  
 VCCAUX\_NCTF6  
 VCCAUX\_NCTF7  
 VCCAUX\_NCTF8  
 VCCAUX\_NCTF9  
 VCCAUX\_NCTF10  
 VCCAUX\_NCTF11  
 VCCAUX\_NCTF12  
 VCCAUX\_NCTF13  
 VCCAUX\_NCTF14  
 VCCAUX\_NCTF15  
 VCCAUX\_NCTF16  
 VCCAUX\_NCTF17  
 VCCAUX\_NCTF18  
 VCCAUX\_NCTF19  
 VCCAUX\_NCTF20  
 VCCAUX\_NCTF21  
 VCCAUX\_NCTF22  
 VCCAUX\_NCTF23  
 VCCAUX\_NCTF24  
 VCCAUX\_NCTF25  
 VCCAUX\_NCTF26  
 VCCAUX\_NCTF27  
 VCCAUX\_NCTF28  
 VCCAUX\_NCTF29  
 VCCAUX\_NCTF30  
 VCCAUX\_NCTF31  
 VCCAUX\_NCTF32  
 VCCAUX\_NCTF33  
 VCCAUX\_NCTF34  
 VCCAUX\_NCTF35  
 VCCAUX\_NCTF36  
 VCCAUX\_NCTF37  
 VCCAUX\_NCTF38  
 VCCAUX\_NCTF39  
 VCCAUX\_NCTF40  
 VCCAUX\_NCTF41  
 VCCAUX\_NCTF42  
 VCCAUX\_NCTF43  
 VCCAUX\_NCTF44  
 VCCAUX\_NCTF45  
 VCCAUX\_NCTF46  
 VCCAUX\_NCTF47  
 VCCAUX\_NCTF48  
 VCCAUX\_NCTF49  
 VCCAUX\_NCTF50  
 VCCAUX\_NCTF51  
 VCCAUX\_NCTF52  
 VCCAUX\_NCTF53  
 VCCAUX\_NCTF54  
 VCCAUX\_NCTF55  
 VCCAUX\_NCTF56  
 VCCAUX\_NCTF57

VCCAUX\_NCTF0  
 VCCAUX\_NCTF1  
 VCCAUX\_NCTF2  
 VCCAUX\_NCTF3  
 VCCAUX\_NCTF4  
 VCCAUX\_NCTF5  
 VCCAUX\_NCTF6  
 VCCAUX\_NCTF7  
 VCCAUX\_NCTF8  
 VCCAUX\_NCTF9  
 VCCAUX\_NCTF10  
 VCCAUX\_NCTF11  
 VCCAUX\_NCTF12  
 VCCAUX\_NCTF13  
 VCCAUX\_NCTF14  
 VCCAUX\_NCTF15  
 VCCAUX\_NCTF16  
 VCCAUX\_NCTF17  
 VCCAUX\_NCTF18  
 VCCAUX\_NCTF19  
 VCCAUX\_NCTF20  
 VCCAUX\_NCTF21  
 VCCAUX\_NCTF22  
 VCCAUX\_NCTF23  
 VCCAUX\_NCTF24  
 VCCAUX\_NCTF25  
 VCCAUX\_NCTF26  
 VCCAUX\_NCTF27  
 VCCAUX\_NCTF28  
 VCCAUX\_NCTF29  
 VCCAUX\_NCTF30  
 VCCAUX\_NCTF31  
 VCCAUX\_NCTF32  
 VCCAUX\_NCTF33  
 VCCAUX\_NCTF34  
 VCCAUX\_NCTF35  
 VCCAUX\_NCTF36  
 VCCAUX\_NCTF37  
 VCCAUX\_NCTF38  
 VCCAUX\_NCTF39  
 VCCAUX\_NCTF40  
 VCCAUX\_NCTF41  
 VCCAUX\_NCTF42  
 VCCAUX\_NCTF43  
 VCCAUX\_NCTF44  
 VCCAUX\_NCTF45  
 VCCAUX\_NCTF46  
 VCCAUX\_NCTF47  
 VCCAUX\_NCTF48  
 VCCAUX\_NCTF49  
 VCCAUX\_NCTF50  
 VCCAUX\_NCTF51  
 VCCAUX\_NCTF52  
 VCCAUX\_NCTF53  
 VCCAUX\_NCTF54  
 VCCAUX\_NCTF55  
 VCCAUX\_NCTF56  
 VCCAUX\_NCTF57

**NB Power 1**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	16 OF 97	
NONE			






**NB Power 2**


SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	17 OF 97	
NONE			



**NB Grounds**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	18 OF 97	
NONE			


### TVOUT DISABLE











### LVDS DISABLE



### DISPLAY DISABLE



### TVOUT DISABLE



**NB (GM) Decoupling**

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	19 OF 97	
NONE			



NB\_CFG<3> RESERVED

NB\_CFG<4> RESERVED

14 NB\_CFG<5>  
Internal pull-up  
NBCFG\_DMI\_X2  
R2075  
2.2K  
51  
1/10W  
MF-LF  
2 402

NB\_CFG<5> High = DMIX4  
DMI x2 Select Low = DMIX2

PROBABLY NOT NEEDED

NB\_CFG<6> RESERVED

14 NB\_CFG<7>  
Internal pull-up  
NO STUFF  
R2077  
2.2K  
51  
1/10W  
MF-LF  
2 402

NB\_CFG<7> High = Mobile CPU  
CPU Strap Low = RESERVED

NB\_CFG<8> RESERVED

14 NB\_CFG<9>  
Internal pull-up  
NBCFG\_PEG\_REVERSE  
R2079  
2.2K  
51  
1/10W  
MF-LF  
2 402

NB\_CFG<9> High = Normal  
PCIe Graphics Lane Reversal Low = Reversed

NB\_CFG<10> RESERVED

NB\_CFG<11> RESERVED

Internal pull-ups

NB\_CFG<13:12> 00 = Partial Clock Gating Disable  
01 = XOR Mode Enabled  
10 = All-Z Mode Enabled  
11 = Normal Operation

NB\_CFG<14> RESERVED

NB\_CFG<15> RESERVED

14 NB\_CFG<16>  
Internal pull-up  
NBCFG\_DYN\_ODT\_DISABLE  
R2085  
2.2K  
51  
1/10W  
MF-LF  
2 402

NB\_CFG<16> High = Enabled  
FSB Dynamic ODT Low = Disabled

NB\_CFG<17> RESERVED

=PP3V3 S0 NB 3 14 20  
NBCFG\_VCC\_1V5  
R2058  
2.2K  
51  
1/10W  
MF-LF  
2 402

NB\_CFG<18> High = 1.5V  
VCC Select Low = 1.05V

14 NB\_CFG<18>  
Internal pull-down

=PP3V3 S0 NB 3 14 20  
NBCFG\_DMI\_REVERSE  
R2059  
2.2K  
51  
1/10W  
MF-LF  
2 402

NB\_CFG<19> High = Reversed  
DMI Lane Reversal Low = Normal

14 NB\_CFG<19>  
Internal pull-down

945 External Design Spec says reserved

=PP3V3 S0 NB 3 14 20  
NBCFG\_SDVO\_AND\_PCIE  
R2060  
2.2K  
51  
1/10W  
MF-LF  
2 402

NB\_CFG<20> High = Both active  
PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1


14 NB\_CFG<20>  
Internal pull-down

PROBABLY NOT NEEDED

**NB Config Straps**  
SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	20 OF 97	
NONE			



NOTE:  
POR IS SMC WILL PUT LAN INT'F  
INTO RESET STATE TO SAVE PWR.  
INTEL CONFIRMS OK TO LEAVE PINS AS NC







NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

**SB: 1 OF 4**  
 SYNC\_MASTER=M50\_DOUG SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	21 OF 97	
NONE			



**SB: 2 OF 4**

SYNC\_MASTER=M51\_D0UG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	22 OF 97	
NONE			





**SB: 4 OF 4**

SYNC\_MASTER=M50\_D0UG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>M</b>
	SCALE NONE	SHEET 24 OF 97	





**SB: DECOUPLING**


SYNC\_MASTER=M51\_D0UG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	25 OF 97	
NONE			



**SB: MISC**

SYNC\_MASTER=M50\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>M</b>
	SCALE NONE	SHT 26 OF 97	


### ICH7-M SMBus Connections




### SMC "0" SMBus Connections




### SMC "A" SMBus Connections



### Unused SMC "Battery A/B" SMBus



### SMC "B" SMBus Connections



### M51 SMBus Connections

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	27 OF	97
NONE			

# Page Notes



Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_MEM\_SCL  
 - =I2C\_MEM\_SDA

BOM options provided by this page:  
 (NONE)


## DDR2 VRef

One 0.1uF per connector



## DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	28 OF 97	
NONE			


# Page Notes

Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)


Signal aliases required by this page:  
 - =I2C\_MEM\_SCL  
 - =I2C\_MEM\_SDA

BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.



## DDR2 Bypass Caps (For return current)




**DDR2 SO-DIMM Connector B**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	29 OF	97
NONE			

One cap for each side of every RPAK, one cap for every two discrete resistors  
BOMOPTION shown at the top of each group applies to every part below it



Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	OF	REV.
NONE	30	97	

Page Notes

Power aliases required by this page:  
 - =PP5V\_S0\_MEMVTT  
 - =PP1V8\_S0\_MEMVTT  
 - =PP0V9\_S0\_MEMVTT\_LDO


---

Signal aliases required by this page:  
 (NONE)

---


BOM options provided by this page:  
 (NONE)

DDR2 Vtt Regulator



Memory Vtt Supply  
 SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	31 OF 97	
NONE			



(EACH POWER PIN PLACED ONE 0.1UF)  
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

- (FROM ICH7 GPIO18 STPPCI\* )
- (FROM ICH7 GPIO20 STPCPU\* )
- (CPU HOST 133/167MHZ)
- (GMCH HOST 133/167MHZ)
- (ITP HOST 133/167MHZ)
- (GMCH D\_REFSSCLKIN DISPLAY PLL B 100MHZ)
- (GPU PCI-E 100 MHZ )
- NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?
- (ICH7M DMI 100 MHZ )
- (FOR PCI-E CARD)
- (ICH SATA 100 MHZ)
- (FROM ICH7 GPIO35) (SIGNAL NAME WILL BE CHANGED POST PROTO TO REMOVE 100M FROM SIGNAL NAME)
- (GMCH G\_CLKIN 100 MHZ )
- (FROM GMCH CLK\_REQ\*)
- (WIRELESS PCI-E 100 MHZ )
- (NOT USED )
- (GIGA LAN PCI-E 100 MHZ )
- (GMCH D\_REFCLKIN DISPLAY PLL A 96MHZ)
- (FROM CPU VCORE PWR GOOD)
- (ICH7M USB 48MHZ)
- (ICH7M,SIO,LPC REF. 14.318MHZ)

FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11	
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST	* FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0	
1	0	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0	* FOR EXT. GRAPHIC SYSTEM
1	1	OFF LOW	TBD	SRCT0	SRCC0	

**CLOCKS**

SYNC\_MASTER=M50\_HENRY    SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	33 OF 97	
NONE			



D

C

B

A

D







C

B

A

FSB FREQUENCY SELECT:


	STUFF	NO STUFF
CPU DRIVEN	R3454 R3455 R3461	R3452 R3453 R3457
533MHZ (133MHZ CPU CLK)	R3459 R3460 R3463	R3454 R3455 R3463
667MHZ (166MHZ CPU CLK)	R3452 R3453 R3463	R3459 R3460 R3463



NOTE: USE THESE PULL-DOWNS IF NOT CONNECTED TO GPIO'S

NOTE: CLKREQ1 SHOULD BE DRIVEN OR PULLED DOWN BY HXM GRAPHICS CARD.

TPM CLOCK IS TURNED OFF IN SW AND RESISTOR NOSTUFF





CLOCKS: TERMINATIONS

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006




NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	34 OF 97	
NONE			


### PATA (ODD) CONNECTOR




### SATA CONNECTOR



CRITICAL  
J3801  
87151-5005N  
P-RT-SM



PLACE C3805-06 CLOSE TO J3801 FOR PP5V\_S0\_PATA.  
APPLY A WIDE TRACE SHAPE FROM J3801 TO C3805-06.  
MIN NECK & MIN LINE WIDTH ARE CONTROLLED BY PP5V\_S0 1MM / 0.6MM.



SATA PORT 0 IS NOT USED

21 SATA A R2D C P == TP\_SATA\_A\_R2D\_P  
MAKE\_BASE=TRUE

21 SATA A R2D C N == TP\_SATA\_A\_R2D\_N  
MAKE\_BASE=TRUE

21 SATA A D2R P == MAKE\_BASE=TRUE

21 SATA A D2R N ==

**Disk Connectors**

SYNC\_MASTER=M51 DOUG SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	38 OF 97	
NONE			




**ETHERNET CONTROLLER**

SYNC\_MASTER=M50\_DOUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>M</b>
	SCALE NONE	SHIT 41 OF 97	



**ETHERNET MISC**

SYNC\_MASTER=M51\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	42 OF 97	
NONE			



**ETHERNET CONNECTOR**


SYNC\_MASTER=M51\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>M</b>
	SCALE NONE	SHT <b>43</b> OF <b>97</b>	



CHARACTERIZE - CMIN=(.0077 \* VDD RAMP IN MS) + .085 + OSC STARTUP TIME


THESE POWER PLANES SHOULD BE MOSTLY ISOLATED  
??? CHECK YELLOW EDS

**FW: 1394B-LINK/PHY**  
 SYNC\_MASTER=M51 DOUG SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	44 OF	97
NONE			

D

1394 PHY DATA/STROBE AND POWER CLASS OPTIONS




1394 PHY 1.95V REGULATOR




1394 PHY CRYSTAL OSCILLATOR

FIXME!!! CHARACTERIZE TO SEE IF THIS BRINGS US CLOSE ENOUGH TO 1.8V - 4.7 CHOSEN FOR BOM CONSOLIDATION



C


C



B


B

1394 LINK POWER ON RESET AND PCI RESET





NOTE: 1% FOR BOM CONSOLIDATION (APPLIED TO M50)  
NOTE: R SHOULD BE CHOSEN TO PREVENT OVERSHOOT

LINK DECOUPLING



PHY DECOUPLING



A

A

**FW: 1394B MISC**


SYNC\_MASTER=M51 DOUG SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	45 OF	97
NONE			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4600	ORIGINAL TOKO CHOKE
15580232	15580289		FL4610	ORIGINAL TOKO CHOKE

**FIREWIRE CONNECTORS**





**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	46 OF	97
NONE			



# External USB Ports



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15580232	15580289		L4712	ORIGINAL TORO CHOKE
15580232	15580289		L4722	ORIGINAL TORO CHOKE
15580232	15580289		L4732	ORIGINAL TORO CHOKE
15580232	15580289		L4752	ORIGINAL TORO CHOKE

**USB Device Interfaces**

SYNC\_MASTER=M51 DOUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	47 OF 97	
NONE			



LAYOUT NOTE:  
 PLACE R5302-03 SUCH THAT STUB LENGTH IS  
 MINIMIZED IF THE RESISTORS ARE NOT STUFFED

**AIRPORT CONN**

SYNC\_MASTER=M51\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	53 OF 97	
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

PCI-E X1 PORT "A" = ETHERNET (YUKON)

22 PCIE\_A\_R2D\_C\_N == PCIE\_ENET\_R2D\_C\_N 41  
MAKE\_BASE=TRUE

22 PCIE\_A\_R2D\_C\_P == PCIE\_ENET\_R2D\_C\_P 41  
MAKE\_BASE=TRUE

22 PCIE\_A\_D2R\_N == PCIE\_ENET\_D2R\_N 41  
MAKE\_BASE=TRUE

22 PCIE\_A\_D2R\_P == PCIE\_ENET\_D2R\_P 41  
MAKE\_BASE=TRUE

PCI-E X1 PORT "B" = MINI CARD (AIRPORT)

22 PCIE\_B\_R2D\_C\_N == PCIE\_AIRPORT\_R2D\_C\_N 53  
MAKE\_BASE=TRUE

22 PCIE\_B\_R2D\_C\_P == PCIE\_AIRPORT\_R2D\_C\_P 53  
MAKE\_BASE=TRUE

22 PCIE\_B\_D2R\_N == PCIE\_AIRPORT\_D2R\_N 53  
MAKE\_BASE=TRUE

22 PCIE\_B\_D2R\_P == PCIE\_AIRPORT\_D2R\_P 53  
MAKE\_BASE=TRUE

PCI-E X1 PORTS C, D, E, F = UNUSED

22 PCIE\_C\_R2D\_C\_N == TP\_PCIE\_C\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_C\_R2D\_C\_P == TP\_PCIE\_C\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_C\_D2R\_N == TP\_PCIE\_C\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_C\_D2R\_P == TP\_PCIE\_C\_D2R\_P  
MAKE\_BASE=TRUE

22 PCIE\_D\_R2D\_C\_N == TP\_PCIE\_D\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_D\_R2D\_C\_P == TP\_PCIE\_D\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_D\_D2R\_N == TP\_PCIE\_D\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_D\_D2R\_P == TP\_PCIE\_D\_D2R\_P  
MAKE\_BASE=TRUE

22 PCIE\_E\_R2D\_C\_N == TP\_PCIE\_E\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_E\_R2D\_C\_P == TP\_PCIE\_E\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_E\_D2R\_N == TP\_PCIE\_E\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_E\_D2R\_P == TP\_PCIE\_E\_D2R\_P  
MAKE\_BASE=TRUE

22 PCIE\_F\_R2D\_C\_N == TP\_PCIE\_F\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_F\_R2D\_C\_P == TP\_PCIE\_F\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_F\_D2R\_N == TP\_PCIE\_F\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_F\_D2R\_P == TP\_PCIE\_F\_D2R\_P  
MAKE\_BASE=TRUE

PCI-E CONNECTIONS

SYNC\_MASTER=M51\_DOUG SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	54 OF 97	
NONE			

8

7

6

5

4


3

2


1

UNUSED PINS HAVE THE FORMAT SMC XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.

SMC H8S2116 (1 OF 4)		SMC H8S2116 (2 OF 4)	
23	PM LAN_ENABLE	B12	P10
23	SMC_RSTGATE_L	C13	P11
84 77 26	ALL_SYS_PWRGD	A15	P12
74	RSMRST_PWRGD	B14	P13
23	SMC_SB_NMI	B15	P14
23	PM_RSMRST_L	C14	P15
75	IMVP_VR_ON	D12	P16
23	PM_PWRBTN_L	C15	P17
59	SMC_P20	D13	P20
59	SMC_P21	D14	P21
59	SMC_P22	D15	P22
59	SMC_P23	E12	P23
59	SMC_BATT_TRICKLE_EN_L	E14	P24
59	SMC_BATT_CHG_EN	E15	P25
59	SMC_P26	E13	P26
59	SMC_P27	F14	P27
67 60 21 5	LPC_AD<0>	D9	P30/LAD0
67 60 21 5	LPC_AD<1>	C9	P31/LAD1
67 60 21 5	LPC_AD<2>	A9	P32/LAD2
67 60 21 5	LPC_AD<3>	B9	P33/LAD3
67 60 21 5	LPC_FRAME_L	D8	P34/LFRAME*
67 60 21 5	SMC_LRESET_L	C8	P35/LRESET*
34	PCI_CLK_SMC	A8	P36/LCLK
67 60 21 5	INT_SERIRQ	D7	P37/SERIRQ
59	SMC_XDP_TMS	A5	P40/TMIO
59	SMC_SYS_LED_16B	B5	P41/TMO0
27	SMB_BSB_DATA	D5	P42/SDA1
59	SMC_TPM_PP	C3	P43/TM11/EXSCK1
59	SMC_XDP_TRST_L	B1	P44/TMO1
59	SMC_XDP_TCK	C2	P45
59	SMC_SYS_LED	D3	P46/PWX0/PWM0
59	SMC_SYS_KBDLED	C1	P47/PWX1/PWM1
60 59 5	SMC_TX_L	G1	P50
60 59 5	SMC_RX_L	G4	P51
27	SMB_0_S0_CLK	F2	P52/SCL0
60 59 5	SMC_CASE_OPEN	PE0	M3
60 59 5	SMC_TCK	PE1*/ETCK	M2
60 59 5	SMC_TDI	PE2*/ETDI	M1
60 59 5	SMC_TDO	PE3*/ETDO	L4
60 59 5	SMC_TMS	PE4*/ETMS	L2
59	SMC_PF0	PF0/IRQ8*/PWM2	M7
59	SMC_PF1	PF1/IRQ9*/PWM3	P6
59	SMC_LID	PF2/IRQ10*/TMOY	R6
59	SMC_CPU_RESET_3_3_L	PF3/IRQ11*/TMOX	N6
59	SMC_BATT_ISET	PF4/PWM4	M6
59	SMC_BATT_VSET	PF5/PWM5	R5
59	SMC_SYS_ISET	PF6/PWM6	P5
59	SMC_SYS_VSET	PF7/PWM7	N5
63 22	SPI_CE_L	PG0/EXIRQ8*/TMIX	P9
59	SMC_XDP_TCK_3_3	PG1/EXIRQ9*/TMIX	R9
27	SMB_BSA_DATA	PG2/EXIRQ10*/SDA2	N9
27	SMB_BSA_CLK	PG3/EXIRQ11*/SCL2	P8
27	SMB_A_S3_DATA	PG4/EXIRQ12*/EXSDAA	R8
27	SMB_A_S3_CLK	PG5/EXIRQ13*/EXSDAA	M8
27	SMB_B_S0_DATA	PG6/EXIRQ14*/EXSDAB	P7
27	SMB_B_S0_CLK	PG7/EXIRQ15*/EXSCLB	R7
59	SMC_PROCHOT	PH0/EXIRQ6*	E1
59	SMC_THRMTRIP	PH1/EXIRQ7*	E3
59	SMC_FWE	PH2/FWE	K2
24 23	SMS_INT_L	PH3/EXEXCL	C4
59	SMC_ONOFF_L	PH4	D4
59		PH5	B3



SMC H8S2116 (3 OF 4)		SMC H8S2116 (4 OF 4)	
21	SMC_RCIN_L	R3	PA0/KIN8*/PA2DC
60 22 5	BOOT_LPC_SPI_L	P3	PA1/KIN9*/PA2DD
23	PM_SYSRST_L	R2	PA2/KIN10*/PS2AC
67 59	SMC_TPM_RESET_L	N3	PA3/KIN11*/PS2AD
59	PM_EXTTTS_L	R1	PA4/KIN12*/PS2BC
23 10	PM_THRM_L	N2	PA5/KIN13*/PS2BD
59	SYS_ONEWIRE	M4	PA6/KIN14*/PS2CC
23	PM_BATLOW_L	N1	PA7/KIN15*/PS2CD
23	SMC_EXTSMI_L	B10	PB0/LSMI*
23	SMC_RUNTIME_SCI_L	A10	PB1/LSCI
59	SMC_ODD_DETECT	D10	PB2
59	ISENSE_CAL_EN	A11	PB3
59	SMC_EXCARD_CP	B11	PB4
59	SMC_EXCARD_PWR_EN	C11	PB5
59	SMC_EXCARD_OC_L	A12	PB6
59	SMC_XDP_TDO_3_3	D11	PB7
65	SMC_FAN_0_CTL	G14	PC0/TIOCA0/WUE8*
65	SMC_FAN_1_CTL	G15	PC1/TIOCB0/WUE9*
65	SMC_FAN_2_CTL	G13	PC2/TIOCC0/TCLKA/WUE10*
65	SMC_FAN_3_CTL	G12	PC3/TIOCD0/TCLKB/WUE11*
65	SMC_FAN_0_TACH	H14	PC4/TIOCA1/WUE12*
65	SMC_FAN_1_TACH	H15	PC5/TIOCB1/TCLKC/WUE13*
65	SMC_FAN_2_TACH	H13	PC6/TIOCA2/WUE14*
65	SMC_FAN_3_TACH	H12	PC7/TIOCB2/TCLKD/WUE15*
59	SMS_X_AXIS	M11	PD0/AN8
59	SMS_Y_AXIS	P11	PD1/AN9
59	SMS_Z_AXIS	R11	PD2/AN10
59	SMC_ANALOG_ID	N11	PD3/AN11
59	SMC_NB_ISENSE	P10	PD4/AN12
59	SMC_MEM_ISENSE	R10	PD5/AN13
59	ALS_LEFT	N10	PD6/AN14
59	ALS_RIGHT	M10	PD7/AN15



**SMC**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	58 OF 97	
NONE			

D


D

**WHITE SYSLED**


SMC\_SYS\_LED - PWM, S/W VARIED TO CONTROL BRIGHTNESS  
ACROSS LARGE VOLUME MANUFACTURING  
SMC\_SYS\_LED\_16B - PWM, NORMAL LED ACTIVITY, SLEEP PULSE, RUN, ETC




**SMC 3.3V -> CPU 1.05V SHIFTER**



**CPU 1.05V -> SMC 3.3V SHIFTER**



**PRECISION 3.3V AVREF FOR SMC**



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1278		U5940	INTERSIL ISL60002-33


**SMC ALIASES, PULLUPS, AND TESTPOINTS**

NO-CONNECT UNUSED PINS		DEBUG TESTPOINTS ON SELECTED INPUTS/OUTPUTS	
SMC_P20	NC SMC P20	SMC_SYS_KBDLED	TP_SMC_SYS_KBDLED
SMC_P21	NC SMC P21	SMC_FF0	TP_SMC_FF0
SMC_P22	NC SMC P22	SMC_PM_G2_EN	TP_SMC_PM_G2_EN
SMC_P23	NC SMC P23	SMC_ADAPTER_EN	TP_SMC_ADAPTER_EN
SMC_P26	NC SMC P26	ALS_LEFT	TP_ALS_LEFT
SMC_P27	NC SMC P27	ALS_RIGHT	TP_ALS_RIGHT
SMC_BATT_ISET	NC SMC_BATT_ISET	SMC_FF1	TP_SMC_FF1
SMC_BATT_VSET	NC SMC_BATT_VSET	SMC_XDP_TCK	TP_SMC_XDP_TCK
SMC_SYS_ISET	NC SMC_SYS_ISET		
SMC_SYS_VSET	NC SMC_SYS_VSET		
SMC_BATT_TRICKLE_EN_L	NC SMC_BATT_TRICKLE_EN_L	SMC_XDP_TRST_L	TP_SMC_XDP_TRST_L
SMC_BATT_CHG_EN	NC SMC_BATT_CHG_EN	SMC_PB7	TP_SMC_PB7
ALS_GAIN	NC ALS_GAIN		

**NC OR PULLDOWN UNUSED ANALOG SENSE PINS**

SMS_X_AXIS	NC SMS_X_AXIS
SMS_Y_AXIS	NC SMS_Y_AXIS
SMS_Z_AXIS	NC SMS_Z_AXIS
SMC_NB_ISENSE	NC SMC_NB_ISENSE
SMC_MEM_ISENSE	NC SMC_MEM_ISENSE


**SMC PULL-UPS & PULL-DOWNS**




**WIRE SMC TO SB PINS**




**SELECT TPM GPIO**



**SMC TPM PP**



**TIE ANALOG SENSOR OPAMP GROUNDS TO SMC GROUND**




**M51 SPECIFIC: GPU MONITORING SIGNALS**

SMC_XDP_TMS	I327	MXM_AC_BATT_L
SMC_XDP_TDO_3_3	I328	GPU_OVERTEMP_L


C

C

**POWER BUTTON HEADER**




**SMC RESET BUTTON**




A

A

**SMC CRYSTAL**



**TPM CRYSTAL**



LAYOUT NOTE: PLACE CAPACITORS BETWEEN CRYSTAL AND SMC/TPM


**SMC & TPM SUPPORT**

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=07/31/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	59 OF	97
NONE			



**LPC+ CONN**

SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>M</b>
	SCALE NONE	SHT 60 OF 97	



R6306-07 SHOULD BE PLACED LESS THAN 2.54MM FROM U2100  
 R6303 SHOULD BE PLACED LESS THAN 2.54MM FROM U6301


**SPI BOOTROM**  
 SYNC\_MASTER=M50\_DOUG    SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>M</b>
	SCALE NONE	SHT <b>63</b> OF <b>97</b>	




NOTE: ADDED TO PROTECT SMC

**HD AND OD FAN**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	65 OF 97	
NONE			





**CPU FAN, HD & OD TEMP**

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	66 OF	97
NONE			



LAYOUT NOTE:  
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:  
SINCE CURRENT OF VSB IS NOT YET ON SPEC,  
1/8W (R6704/R6705) IS USED FOR NOW

**TPM**

SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	67 OF 97	
NONE			

AUDIO CODEC APPLE P/N 353S1343




4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP

MIC INPUT TO BOTH L&R

**AUDIO: CODEC**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	68 OF 97	
NONE			



**AUDIO: LINE INPUT AMP**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	69 OF 97	
NONE			



DRAWS NO POWER DURING S5  
ONLY ON S5 RAIL TO AID ROUTING

**SPEAKER AMP**  
APPLE P/N 353S1156

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=3.0MM  
MIN NECK WIDTH=0.2MM  
VOLTAGE=12V

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=3.0MM  
MIN NECK WIDTH=0.2MM  
VOLTAGE=12V

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM  
VOLTAGE=12V

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM

GAIN SETTINGS: +16DB  
MODULATION SETTING: LOW EMI  
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

**AUDIO: SPEAKER AMP\_1**

SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	NONE	SHT	71 OF 97


8 7 6 5 4 3 2 1

DRAW NO POWER DURING S5  
ONLY ON S5 RAIL TO AID ROUTING

**SPEAKER AMP**  
APPLE P/N 353S1156



GAIN SETTINGS: +16DB  
MODULATION SETTING: LOW EMI  
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS



**AUDIO: SPEAKER AMP**

SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	72 OF	97
NONE			



AUDIO: CONNECTORS	
SYNC_MASTER=AUDIO	SYNC_DATE=08/04/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	73 OF 97	
NONE			




CODEC OUTPUT SIGNAL PATHS				
FUNCTION	VOLUME	DAC	PIN COMPLEX	MUTE CONTROL
LINE OUT	0X0C	0X02	0X14 (D)	GPIO 1
SPKR AMP	0X0D	0X03	0X18 (B)	GPIO 0
SPKR AMP1	0X0F	0X05	0X1A (C)	GPIO 0
SPDIFOUT		CONVERTER=0X06	PIN=0X1E	
		DETECT DELEGATE PIN 0X16H		

CODEC INPUT SIGNAL PATHS				
FUNCTION	ADC	MIXER	PORT	VREF
MIC INPUT	0X07	0X24	0X19 (F)	80%
LINE INPUT	0X08	0X23	0X15 (A)	50%
SPDIFIN	CONVERTER=0X0A		PIN=0X1F	


### AUDIO GROUND RETURNS




### MICROPHONE IMPEDANCE MATCHING CIRCUIT



### PORT A (LI) PLUG DETECT




### PORT D/G (LO/DIG\_OUT) PLUG DETECT (G TELLS H TO COME ON)



**AUDIO: POWER SUPPLIES**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	74 OF	97
NONE			



Note 1: C7532,C7533 = 27.4 Ohm For Validating CPU Only.

\*NEED TO CHANGE R7531 TO NTC ERT-J1VR103J PANASONIC

# IMVP6 CPU VCore Regulator

CPU VCCSENSE P & N ARE DIFF PAIRS ROUTE AS 18MIL WIDE, 7MIL SPACE

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6 PHASE1	1.5 MM	0.25 MM
75 IMVP6 BOOT1	0.25 MM	0.25 MM
75 IMVP6 UGATE1	1.5 MM	0.25 MM
75 IMVP6 LGATE1	1.5 MM	0.25 MM
75 IMVP6 ISEN1	0.25 MM	0.25 MM
75 IMVP6 FET RC1	0.25 MM	0.25 MM
75 IMVP6 VSUM R1	0.25 MM	0.25 MM
75 R7504_1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6 PHASE2	0.25 MM	0.25 MM
75 IMVP6 BOOT2	0.25 MM	0.25 MM
75 IMVP6 UGATE2	0.25 MM	0.25 MM
75 IMVP6 LGATE2	0.25 MM	0.25 MM
75 IMVP6 ISEN2	0.25 MM	0.25 MM
75 IMVP6 FET RC2	0.25 MM	0.25 MM
75 IMVP6 VSUM R2	0.60 MM	0.25 MM
75 R7507_1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6_OCSET	0.25 MM	0.20 MM
75 IMVP6_VSUM	0.25 MM	0.20 MM
75 GND_IMVP6_SGND	0.50 MM	0.20 MM
75 IMVP6_VO	0.25 MM	0.20 MM
75 IMVP6_DROOP	0.25 MM	0.20 MM
75 IMVP6_DFB	0.25 MM	0.20 MM
75 IMVP6_SOFT	0.25 MM	0.20 MM
75 IMVP6_RBIAS	0.25 MM	0.20 MM
75 IMVP6_VDIFF	0.25 MM	0.20 MM
75 IMVP6_FB2	0.25 MM	0.20 MM
75 IMVP6_FB	0.25 MM	0.20 MM
75 IMVP6_COMP	0.25 MM	0.20 MM
75 IMVP6_VW	0.25 MM	0.25 MM
75 IMVP6_RTN	0.25 MM	0.25 MM
75 IMVP6_VSEN	0.25 MM	0.25 MM

## IMVP6 CPU VCore Regulator


SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	75 OF	97
NONE			

PROCESSOR VCORE SENSE




PROCESSOR VCORE CURRENT SENSE  
(MEASURING DC/DC INDUCTOR DCR TO DERIVE CPU CURRENT)




CPU CURRENT SENSE CALIBRATION CIRCUIT


Switches in fixed load on power supplies to calibrate current sense circuits




SYSTEM CURRENT SENSE



SYSTEM VOLTAGE SENSE  
(SCALING 12V INPUT VOLTAGE TO SMC)




SMC PWRGD PULLUP



**CPU & SYSTEM SENSE**  
 SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT		76 OF 97
NONE			





ALL AND GATE INPUTS ARE 7V TOLERANT  
REGARDLESS OF INPUT POWER

two additional caps to increase ripple margin  
put here to stay in sync with M50 on page 82

<b>PWR GOOD</b>	
SYNC_MASTER=M51_PAUL	SYNC_DATE=08/04/2006
<b>NOTICE OF PROPRIETARY PROPERTY</b>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>M</b>
	SCALE NONE	SHT 77 OF	97

# 3.3V AND 2.5V S5 REGULATOR



**3V DC/DC 2.5V**  
 SYNC\_MASTER=M51\_PAUL      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	78 OF 97	
NONE	TRUE		

# 1.8V AND 1.2V S3 REGULATOR

1.2V S3  
POWER BUDGET  
PEAK=0.4A  
AVE=0.3A

1.8V S3  
M51  
POWER BUDGET  
PEAK=14.5A  
TOTAL=6.3A



**1.8V & 1.2V VREG**

SYNC\_MASTER=M51 PAUL SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7039	M
SCALE	SHT	79 OF 97
NONE		

# 1.5V S0 AND 1.05V S0 RAILS



## 1.5V\_S0 & 1.05V\_S0 VREG

SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	80 OF	97
NONE			

# 5V S5 AND 5V AUDIO S5 REGULATOR




POWER SUPPLY 3.3V/5V MAIN SWITCH

5V DC/DC	
SYNC_MASTER=M51_PAUL	SYNC_DATE=08/04/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	82 OF	97
NONE			





Split 12V S0 is for better power plane structure  
12VS0 - B WILL CONNECT TO MXM, FANS

**S0 AND S3 FETS**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	83 OF	97
NONE			

# Page Notes

Power aliases required by this page:

- =PP12V\_S0\_MXM
- =PP5V\_S0\_MXM
- =PP1V8\_S0\_MXM

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Note: PCI-E Lanes are reversed to untangle routes  
Need to stuff config strap using BOM option NBCFG\_PEG\_REVERSE  
Polarity is also inverted (Tx+ goes to Rx-) to untangle routes


## MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)


VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

M51: FIX ON CARD ALLOWS US TO NOT STUFF MOST OF THE 1.8V DECOUPLING, WITH NO DROOP OR NOISE

PLACE CAPS NEAR NB




## MXM PWRSRC (GPU CORE) CURRENT SENSE



SCALE COUNT  
1.33333 A/V .004296875 A/COUNT  
ADC IS 10BIT 0 TO 1023  
0 TO 3.3V

## MXM PWRSRC VOLTAGE SENSE

(SCALING 12V INPUT VOLTAGE TO SMC)



SCALE COUNT  
4 V/V .0129 V/COUNT  
ADC IS 10BIT 0 TO 1023  
0 TO 3.3V

## MXM PCI-E & PWR

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	84 OF	97
NONE			

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP2V5\_S0\_MXM


Signal aliases required by this page:  
 - =SMB\_GPU\_THRM\_DATA  
 - =SMB\_GPU\_THRM\_CLK

BOM options provided by this page:  
 (NONE)

## MXM SPEC POWER REQUIREMENTS


(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



## MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



**MXM I/O**

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	85 OF	97
NONE			

# Page Notes

Power aliases required by this page:  
 - =PP12V\_LCD  
 - =PP24V\_INVERTER  
 - =PP3V3\_S0\_VIDEO



Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

97 94 3 =PP3V3\_S0\_VIDEO =PP3V3\_DDC\_LCD 94


## LCD (LVDS) INTERFACE

## INVERTER INTERFACE



CRITICAL  
SDF9400  
STDOFF-3MMOD4.6MMH-1.35-TH


CRITICAL  
J9402  
53307-3072  
F-ST-SM



Panel has 4.7K DDC pull-ups  
 MXM also has 2.2K pull-ups


CRITICAL  
C9410  
0.001uF  
20V  
50V  
CERM  
402

CRITICAL  
SDF9401  
STDOFF-3MMOD4.6MMH-1.35-TH



Internal Display Conns	
SYNC_MASTER=M51_DAVE	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	M
SCALE	SHT	94 OF	97
NONE			



**DVI INTERFACE**

(55mA requirement per DVI spec)

**DVI DDC CURRENT LIMIT**  
 CRITICAL  
 F9710 0.5AMP-13.2V  
 L9710 400-OHM-EMI

**ANALOG FILTERING**  
 PLACE CLOSE TO CONNECTOR

**3V LEVEL SHIFTERS**  
 PLACE CLOSE TO MINI-DVI CONNECTOR

**CRITICAL**  
 J9710  
 MINI-DVI-M51  
 F-ST-SM

**External Display Conns**

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>M</b>
	SCALE NONE	SHEET 97 OF 97	