

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


# 12/13/04


|     |      |        |                       |          |          |
|-----|------|--------|-----------------------|----------|----------|
| REV | ZONE | ECN    | DESCRIPTION OF CHANGE | CK APPD  | ENG APPD |
| I   |      | 355571 | PRODUCTION RELEASED   | DATE     | DATE     |
|     |      |        |                       | 12/13/04 | ?        |

| PAGE | PDF | CIRCUIT                          | BLOCK |
|------|-----|----------------------------------|-------|
| 1    | 1   | TABLE OF CONTENTS                |       |
| 2    | 2   | SYSTEM BLOCK DIAGRAM             |       |
| 3    | 3   | POWER BLOCK DIAGRAM              |       |
| 4    | 4   | REVISION HISTORY                 |       |
| 5    | 5   | TABLE ITEMS                      |       |
| 6    | 6   | FUNC TEST                        |       |
| 7    | 7   | POWER CONNECTOR / POWER ALIAS    |       |
| 8    | 8   | SIGNAL ALIAS                     |       |
| 9    | 9   | 2.5V VREG                        |       |
| 10   | 10  | 1.2V VREG                        |       |
| 11   | 11  | 3.3V/5V PWRON SWITCHING          |       |
| 13*  | 12  | SMU                              |       |
| 14   | 13  | CPU LOGIC ANALYZER CONNECTOR     |       |
| 16   | 14  | FAN 1, 2 AND SYSTEM TEMP SENSOR  |       |
| 17   | 15  | FAN 3 AND HARD DRIVE TEMP SENSOR |       |
| 18   | 16  | I2C CONNECTIONS                  |       |
| 21*  | 17  | INDICATOR LED                    |       |
| 22   | 18  | U3LITE CORE                      |       |
| 23   | 19  | SHASTA CORE                      |       |
| 24   | 20  | U3LITE MISC                      |       |
| 25*  | 21  | SHASTA SERIAL                    |       |
| 26   | 22  | PULSAR POWER                     |       |
| 27   | 23  | PULSAR CLOCKS                    |       |
| 28   | 24  | U3LITE APPLE PI                  |       |
| 29   | 25  | NEO APPLE PI                     |       |
| 30   | 26  | CPU STRAPS                       |       |
| 31   | 27  | NEO POWER & BYPASS               |       |
| 32   | 28  | CPU BYPASS                       |       |
| 33   | 29  | CPU VREG                         |       |
| 34   | 30  | CPU VREG                         |       |
| 35   | 31  | CPU VREG OUTPUT CAPS             |       |
| 36   | 32  | CPU DIODE CONDITIONER            |       |
| 37   | 33  | U3LITE MEMORY                    |       |
| 38   | 34  | SERIES TERMINATION               |       |
| 40   | 35  | DIMMS                            |       |
| 44   | 36  | PARALLEL TERMINATION             |       |
| 45   | 37  | PARALLEL TERMINATION             |       |
| 46   | 38  | VTT VREG                         |       |
| 48   | 39  | U3LITE AGP                       |       |
| 49   | 40  | GPU AGP                          |       |
| 50   | 41  | GRAPHICS VREGS (GPU CORE & 1.5V) |       |


| PAGE | PDF | CIRCUIT                      | BLOCK |
|------|-----|------------------------------|-------|
| 51   | 42  | EXTERNAL TMDS TRANSMITTER    |       |
| 52   | 43  | GPU FRAME BUFFER             |       |
| 53   | 44  | FRAME BUFFER TERMINATION     |       |
| 54   | 45  | GRAPHICS DDR SDRAM A         |       |
| 55   | 46  | GRAPHICS DDR SDRAM B         |       |
| 56   | 47  | GPU STRAPS                   |       |
| 57   | 48  | GPU DAC & CLOCKS             |       |
| 58   | 49  | GPU DVI & STRAPS             |       |
| 59   | 50  | EXT VGA & TMDS               |       |
| 60   | 51  | U3LITE HYPERTRANSPORT        |       |
| 62*  | 52  | SHASTA HYPERTRANSPORT        |       |
| 64   | 53  | HYPERTRANSPORT LA CONNECTORS |       |
| 73   | 54  | PCI SERIES TERMINATION       |       |
| 74*  | 55  | SHASTA PCI                   |       |
| 75*  | 56  | BOOT ROM                     |       |
| 76   | 57  | AIRPORT EXTREME              |       |
| 77*  | 58  | USB2 PCI                     |       |
| 80*  | 59  | SHASTA DISK                  |       |
| 83   | 60  | DISK CONNECTORS              |       |
| 84*  | 61  | SHASTA ETHERNET              |       |
| 87   | 62  | ETHERNET PHY & CONNECTORS    |       |
| 88*  | 63  | SHASTA FIREWIRE              |       |
| 90   | 64  | FIREWIRE A PHY & CONNECTORS  |       |
| 91*  | 65  | USB HOST INTERFACE           |       |
| 92   | 66  | USB DEVICE INTERFACE         |       |
| 94   | 67  | MODEM CONNECTOR              |       |
| 95*  | 68  | PCM3052 AUDIO CODEC          |       |
| 96*  | 69  | LINE IN AMP                  |       |
| 98*  | 70  | LINE OUT AMP                 |       |
| 100* | 71  | SPEAKER AMP                  |       |
| 101* | 72  | AUDIO CONNECTORS             |       |
| 102* | 73  | AUDIO POWER SUPPLIES         |       |
| 103* | 74  | S/PDIF TRANSMITTER           |       |

\* PAGES WHERE MASTER PAGE IS IN A DIFFERENT SCHEMATIC

|   |       |                                     |   |                     |        |
|---|-------|-------------------------------------|---|---------------------|--------|
| DIMENSIONS ARE IN MILLIMETERS   |       | METRIC                              |   | Apple Computer Inc. |        |
| XX :  | _____ | DRAPPER                             | / | DESIGN CK           | /      |
| X.XX :  | _____ | ENG APPD                            | / | MFG APPD            | /      |
| X.XXX :   | _____ | QA APPD                             | / | DESIGNER            | /      |
| ANGLES :  | _____ | RELEASE                             | / | SCALE               | NONE   |
| DO NOT SCALE DRAWING  |       | MATERIAL/FINISH NOTED AS APPLICABLE |   | SIZE                | D      |
| <br>THIRD ANGLE PROJECTION |       | DRAWING NUMBER                      |   | 051-6482            | REV. I |
| SHEET 1 OF 103  |       |                                     |   |                     |        |



FREQUENCIES LISTED ARE MAXIMUM DATA TRANSFER RATES SUPPORTED BY U3LITE



### SYSTEM BLOCK DIAGRAM

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | OF             | REV. |
| NONE                | 2    | 103            |      |



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

**POWER BLOCK DIAGRAM**


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|   |      |                |      |
|---|------|----------------|------|
|  APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|   | D    | 051-6482       | I    |
| SCALE   | SHT  | OF             |      |
| NONE  | 3    | 103            |      |

DATE DESCRIPTION

|          |  |          |   |          |  |
|----------|--|----------|---|----------|--|
| 02/27/04 | EVT3 RELEASE (REV 20)  | 05/06/04 | DVT RELEASE (REV 24)  | 07/15/04 | U3LITE PWR SEQ - CHANGED C915 TO 0.22UF<br>P/S TEMP SENSOR - NOSTUFF<br>REMOTE HD TEMP SENSOR CONNECTOR - NOSTUFF<br>PVT / PRODUCTION RELEASE 820-1540:A (SCH 051-6482 REV A)  |
| 03/05/04 | GPU XTAL - C5700 AND C5719 -> 27PF FROM 22PF<br>I2C A - U1800 MOVED BACK TO PWRON RAIL<br>HEATSINK ASSEMBLY - NEW PART NUMBERS<br>FAN 3 - STUFFING ON ALL CONFIGS<br>FIREWIRE POWER DU JOUR<br>EVT3 - BOM REV 21 RELEASE   | 05/07/04 | TMDS - NEW PARALLEL TERMINATION RESISTORS R5869-R5872<br>CHECKIN 24001  | 07/28/04 | STUFFED TMDS CONNECTOR J5902 (ACCIDENTALLY OMITTED)<br>FIREWIRE CRYSTAL - CHANGED R9061 TO 470 OHM<br>2.5V VREG - CHANGED SOFT START CAP TO 0.68UF<br>NEW P/N FOR HEATSINK ASSEMBLIES<br>NOSTUFFED OPTICAL TEMP SENSOR<br>STUFFED REMOTE HD TEMP SENSOR CONNECTOR<br>BOM RELEASE (REV B) |
| 03/24/04 | MASTER PAGE SYNC<br>EVT3 REWORKS<br>NOSTUFF R807 - SMU_BOOT_SCLK IS ALSO CPU_VID<5><br>NOSTUFF R3691 & R828 - DIODE CAL RETURN PATH<br>MOVED MARTY SERIAL 0 OHM RESISTORS TO COMMON BOM<br>SMU - ADDED QREQ<br>GPU - ADDED DECOUPLING TO GPU_VTT FOR NV36<br>INVERTER CONTROL - ADDED AND GATES U5850 & U5851 TO CONTROL LCD_PWM AND FPD_PWR_ON<br>CHECKIN 21001   | 05/10/04 | FRAME BUFFER CLOCKS - ADDED DIFF PAIR PROPERTIES<br>PCI_RESET - UPDATES FOR SCHEMATIC REUSE<br>MASTER PAGE SYNC - ADDED S/PDIF XMITTER AND BITCLK DELAY<br>CHECKIN 24002<br>AUDIO UPDATES<br>CHECKINS 24003-24005   | 08/03/04 | 2.5V VREG - CHANGED SOFT START CAP TO 0.47UF<br>I/O CONNECTOR SHIELD CHANGE P/N TO 805-5664<br>NEW CPU P/N AND BINCODES FOR 1.10V VMIN<br>BOM RELEASE (REV C)  |
| 04/12/04 | CPU - CHANGED CPU SYMBOL TO NEO-10S-REV2-76C (OLD IS OBSOLETE)<br>SCHEMATIC REUSE - NETS THAT NEED ALIASES START WITH = (DOES NOT EFFECT NETLIST)<br>3PHASE CPU POWER SUPPLY - ADDED TABLE FOR R3328<br>INVERTER - ADDED RESISTORS R5860-1 AND CHANGED R5808-9 TO 470OHM<br>TMDS POWER - ADDED R5960 AND D5914<br>DIODE CAL - ADDED OPTION TO POWER FROM PP5V_ALL AND PP3V3_ALL RAILS<br>CHECKIN 21002           | 06/10/04 | LAST MINUTE BOM CHANGES FOR DVT:<br>SUSPENDREQ LEVEL SHIFTER - R2419, R2420 CHANGED TO 330 OHM<br>I2C A BUS PULLUPS - R1816, R1817 CHANGED TO 200 OHM<br>USB PULL-DOWNS - R9403, R9404 MOVED TO COMMON BOM<br>SMU CRYSTAL CAPS - C1304, C1305 CHANGED TO 18PF FROM 12PF<br>SMU RESET - CHANGED R1322 TO 150K FROM 100K<br>CPU HEATSINK ASSEMBLIES - NEW PART NUMBERS<br>TMDS POWER - CHANGED D5914 TO SURFACE MOUNT PART FROM THROUGH HOLE<br>MOVED R714 TO R1303 FOR SCHEMATIC REUSE<br>U1600, U1601, U1700 CHANGED TO 353S0890 FOR MORE SOURCES<br>MOVED CPU LOGIC ANALYZER RESISTORS TO DEVELOPMENT BOM<br>CHECKIN 25001 | 08/20/04 | TMDS VCC - CHANGED C5918 TO 0.022UF TO LOWER INRUSH CURRENT<br>POWER SWITCH SW703 - MADE FOXCONN 516S0248 AND SUYIN 516S0249 ALTERNATES<br>PATA CONNECTOR J8301 - CHANGED TO 516S0264 TO MATCH REVERSED BOSSES ON FAB<br>BOM RELEASE (REV D)   |
| 04/12/04 | MASTER PAGE SYNC - IN SYNC ON ALL PAGES EXCEPT PAGE 13<br>EMI - REMOVED EMI700 & EMI9400<br>QREQ_L HACK - ADDED U2850, C2850, R2850, R2851<br>VOLTAGE SENSE FROM 12V - ADDED R3360, R3361<br>CHECKIN 21003   | 06/11/04 | MASTER PAGE SYNC - NOSUPPED EXTERNAL S/PDIF TRANSMITTER<br>ADDED TABLES FOR: NEW 1.5V FET - LOWER RDS(ON) - Q5006<br>PATA CONN J8301 CHANGED TO 516S0235 (ADDED VENDOR)<br>NEW SATA CONNECTOR SOURCES J8300, J8302<br>NEW TMDS CONNECTOR W/ BOSS J5902<br>REMOVED COIN CELL BATTERY AND I/O ALIGNMENT FIXTURE FROM MLB BOM (FATP ITEMS)<br>NEW BACKUP SMU_RESET CIRCUIT (SAME AS Q78)<br>CHECKIN 25003  | 08/27/04 | NOSTUFF SDF700<br>SW703 - SUYIN WAS REMOVED AS ALTERNATE<br>BOM RELEASE (REV E)  |
| 04/13/04 | MAIN MEMORY DQS PARALLEL TERM - CHANGED TO 100 OHM (LIKE EVT3)<br>I/O ALIGNMENT FIXTURE - ADDED 815-8008 TO MLB BOM<br>DIMM CONNECTORS - UPDATED 30 DEGREE SYMBOL<br>GREEN LED - ADDED KINGBRIGHT AS ALTERNATE<br>VTT - NO LONGER POWER SEQUENCED - NO STUFFED R4610 AND R4603<br>HD TEMP SENSOR - STUFFED ON ALL CONFIGS<br>SMU PULLUPS CHANGES - R1312 -> 2K; R1311 -> 10K<br>SDF804 -> ZH804<br>CHECKIN 21004 | 06/22/04 | REPLACED Q5006 (FET FOR 1.5V) WITH 376S0254<br>FAN OPAMPS - REPLACED U1600 W/ SECOND OPAMP IN U1700<br>TIED INPUTS IN UNUSED OPAMP IN U1601<br>NOSTUFFED CPU VREG ELECTROLYTIC CAPS C3332, C3427, C3421<br>NOSTUFFED R2775/6 (UNUSED CLOCKS)<br>CHECKIN 25004   | 09/14/04 | CPU - WAVES PROCESSORS ADDED AS ALTERNATES (ARL, BPL, BRL)<br>CPU P/S CAPS - AIR CHANNEL BY STUFFING C3427, C3332 AND NOSTUFFING C3327, C3428<br>SATABR RESET - STUFFED PULLDOWN R2565<br>CPU_INT_I - CHANGED R2578 TO 47 OHM TO CURRENT LIMIT<br>BOM RELEASE (REV F)                    |
| 04/14/04 | RAM PARALLEL TERM - DQ RPAKS CHANGED TO 68 OHM<br>STROBE RESISTORS CHANGED TO 120 OHM<br>EVT3A RELEASE (REV 22)<br>CHECKIN 22001 - FIXING DIMM SYMBOL<br>CHECKIN 22002 - FIXING DIMM SYMBOL AGAIN  | 06/22/04 | "PROPERLY" TERMINATED UNUSED OPAMP IN U1601   | 09/30/04 | CPU - 1.6GHZ 1.20V PROCESSORS ADDED AS ALTERNATES (APA, APL)<br>REMOTE HD TEMP SENSOR CONN - CHANGED J1701 TO BLACK 518S0193<br>KEPT 518S0084 AS ALTERNATE<br>FW SURGE RESISTORS - CHANGED R9056 & R9002 TO 1.3 OHM 107S0060<br>BOM RELEASE (REV G)                                      |
| 04/21/04 | MASTER PAGE SYNC - NOW IN SYNC ON ALL SHAREABLE PAGES<br>MAIN MEMORY - DQ SERIES TERM CHANGED TO 22 OHM<br>MAIN MEMORY - DQ PARALLEL TERM CHANGED TO 82 OHM<br>FIREWIRE POWER - NEW CURRENT LIMITING RESISTOR<br>NOSTUFFING FIREWIRE PORT POWER "CHOICE A" CIRCUIT<br>INPUT VOLTAGE SENSE - CHANGED DIVIDER VALUES<br>INPUT CURRENT SENSE - CHANGED R3343 TO 0.025 OHM 1% RESISTOR<br>CHECKIN 22003              | 06/23/04 | BOM RELEASE REV 26  | 11/15/04 | CPU - ADDED HP PROCESSORS AS ALTERNATES (ANA, BNA)<br>AUDIO GROUND - CHANGED R9813 & R9814 TO 0 OHM<br>HD TEMP CONN - REMOVED ALTERNATE CONNECTOR<br>BOM RELEASE (REV H)   |
| 04/21/04 | SMU_SUSPENDREQ - STUFFED LEVEL SHIFTER<br>CPU POWER SUPPLY - NOSTUFFED R3305<br>CHANGED R3304 TO 116S1000<br>CHANGED C3304-7 TO 132S4733<br>EVT3A BOM RELEASE REV 23   | 06/24/04 | "PROPERLY" TERMINATED UNUSED OPAMP IN U2100<br>R5010 REMOVED TO DECREASE DROOP ON 1.5V RAIL<br>ADDED CONNECTOR J1701 TO SUPPORT REMOTE HD TEMP SENSOR<br>CHECKIN 26001  | 12/13/04 | CPU DECOUPLING - NOSTUFFED EXTRA_C BOM OPTION<br>U3LITE - ADDED NEW LAMINATE PART AS ALTERNATE<br>BOM RELEASE (REV I)  |
| 04/26/04 | USB POWER CAPS - NOSTUFFED C9211, C9221, C9231<br>PULSAR_POWER_DOWN CONNECTED TO SMU_PWRSEQ_P1_4<br>SW703 CHANGED TO 516S0221<br>MASTER PAGE SYNC<br>CHECKIN 23001   | 06/28/04 | MASTER PAGE SYNC - PICKED UP AUDIO CHANGES RELATED TO BITCLK<br>CHECKIN 26002   |          |  |
| 04/27/04 | MASTER PAGE SYNC - AUDIO AND SMU CHANGES<br>SUSPENDACK LEVEL SHIFTER - REPLACED Q2407 AND Q2408 WITH Q2420 SN7002DW<br>I2C_CPU_A - ADDED Q1801 TO LEVEL SHIFTER<br>ADDED POWER SUPPLY TEMP SENSOR<br>Q3000 ADDED TO LEVEL SHIFT / INVERT CPU_BYPASS AND CPU_HRESET<br>CURRENT SENSE - CHANGED R3345 FROM 121K TO 73.2K<br>CHECKIN 23002  | 06/28/04 | SUPPORT FOR 2GB DIMMS - SWAPPED PINS 103 & 167 ON DIMM CONNECTOR<br>CHECKIN 26003   |          |  |
| 04/29/04 | QREQ CIRCUITS MOVED TO PWRON RAIL<br>I2C UPDATE<br>NB_SUSPENDACK_L NOW USED U700 TO LEVEL SHIFT - OLD CIRCUIT REMOVED<br>DIMMS - UPDATED TO 25/28 DEGREE CONNECTORS<br>MASTER PAGE SYNC<br>CHECKIN 23003   | 07/01/04 | ADDED SECOND SOURCE VTT REGULATOR (PAGE 46)<br>NO STUFF POWER SUPPLY TEMP SENSOR<br>CHANGED HD TEMP SENSOR CONN J1701 TO 4 PIN<br>MASTER PAGE SYNC - AUDIO CHANGES<br>CHECKIN 26004   |          |  |
| 04/30/04 | SOFT MODEM - ADDED DECOUPLING CAPS TO POWER RAIL<br>REMOVED OLD OVERTEMP CIRCUIT<br>ADDED DIAG LED<br>MASTER PAGE SYNC<br>CHECKIN 23004  | 07/02/04 | UPDATED LINE AND NECK WIDTH CONSTRAINTS THROUGHOUT SCHEMATIC<br>NOSTUFFED ON BOARD HD TEMP SENSOR<br>CHANGED U3LITE CORE TO 1.53V<br>FEEDBACK RESISTORS CHANGED TO 603<br>CHECKIN 26005   |          |  |
| 05/03/04 | CPU POWER SUPPLY - ON SEMI FETS ONLY<br>ADDED 1.6GHZ CPU PART NUMBER<br>UPDATED PLATING FOR ZH702<br>CHECKIN 23005   | 07/06/04 | REMOVED ON BOARD HARD DRIVE TEMP SENSOR<br>AUDIO DETECT PULLUPS - CHANGED FROM 47K TO 4.7K<br>CHANGED AUDIO I2S_BITCLK SERIES RESISTOR TO 0 OHM<br>U3LITE FEEDBACK RESISTORS CHANGED TO 0.5% TOLERANCE<br>CHECKIN 26006   |          |  |
| 05/05/04 | CPU AVDD - ADDED 2.7V BOM OPTION<br>POWER_FAIL - RESISTOR DIVIDED TO 3.3V<br>ADDED BOMS OPTIONS FOR ON_SEMI AND VISHAY FETS FOR 3PHASE AND 4PHASE<br>CPU PS AVP CHANGES<br>CPU VREG - ADDED BOM OPTION 'EXTRA_C' FOR CAPS WE WOULD LIKE TO NOSTUFF<br>CHECKIN 23006<br>CPU VREG AVP - C3304, C3305, C3306, C3307 CHANGED TO 8.2NF<br>TMDS TERM - STUFFING CHANGES<br>CHECKIN 23007                               | 07/08/04 | REPLACED MAXIM ANALOG SWITCH U2850 WITH TI ANALOG SWITCH<br>PERICOM ADDED AS AN ALTERNATE<br>ALL I/O CONNECTORS CHANGED<br>POWER CONNECTOR CHANGED<br>POWER SWITCH CHANGED<br>SMU DOWNLOAD CONNECTOR - PRODUCTION P/N<br>CPU PART NUMBERS - UPDATED WITH ACTUAL PART NUMBERS<br>CHECKIN 26007<br>BOM RELEASE REV 27   |          |  |
|          |  | 07/12/04 | CPU VREG DROOP - R3327 CHANGED TO 1.5K; R3326 CHANGED TO 301<br>PULSAR_POWER_DOWN - R2750 CHANGED TO 47 OHM FOR ICT<br>AUDIO DETECT PULLUPS - CHANGED BACK TO 47K FROM 4.7K<br>AUDIO MUTE PULLDOWNS R9815 & RA012 - CHANGED FROM 47K TO 4.7K<br>MIC BIAS - NOSTUFFED CA210 TO HELP NOISE FLOOR<br>1.5V_RUN FET - ADDED (N/S) C5060 FOR POSSIBLE SOFT-START<br>2.5V VREG SOFT START - CHANGED C915 TO 1UF FOR U3L POWER SEQUENCING<br>MLB CARCODE - CHANGED TO 825-6447<br>I/O CONNECTOR SYMBOL UPDATES<br>CHECKIN 27001   |          |  |
|          |  | 07/13/04 | POWER_FAIL_L R DIVIDE - ADJUSTED FOR 2K PULLUP THAT WILL BE IN PVT POWER SUPPLIES<br>ORIGIN HOLE ZH702 - CHANGED TO 4.15MM<br>CHECKIN 27002   |          |  |
|          |  | 07/14/04 | FIREWIRE CRYSTAL - ADDED R9060 & R9061<br>CHECKIN 27003<br>FIREWIRE CRYSTAL R - FIXED REF DES<br>ANALOG SWITCH U2850 - ADDED PERICOM & AND MAXIM AS ALTERNATES TO TI<br>STUFFED P/S TEMP SENSOR<br>NAMED SOME UNNAMED NETS<br>CHECKIN 27004   |          |  |

REVISION HISTORY

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  |                | OF   |
| NONE                | 4    |                | 103  |

8

7

6

5

4

3

2

1

PROCESSORS

QUALIFIED

| PART #            | QTY | DEVICE    | PACKAGE      | DESCRIPTION                  | VALUE  | VOLT. | WATT. | TOL. | REFERENCE DESIGNATOR(S) | BOM OPTION      |
|-------------------|-----|-----------|--------------|------------------------------|--------|-------|-------|------|-------------------------|-----------------|
| WAVE3<br>337S2968 | 1   | PROCESSOR | CBGA-576-1MM | IC,GPUL,10S,DD3,1.6G,85C,ARA | 1.6GHZ | 1.25V | 42W   | ?    | U2900                   | CPU_DD30_1_6GHZ |
| WAVE3<br>337S2969 | 1   | PROCESSOR | CBGA-576-1MM | IC,GPUL,10S,DD3,1.8G,85C,BPA | 1.8GHZ | 1.20V | 42W   | ?    | U2900                   | CPU_DD30_1_8GHZ |

| PART NUMBER          | ALTERNATE FOR PART NUMBER | BOM OPTION      | REF DES | COMMENTS:            | VOLTAGE |
|----------------------|---------------------------|-----------------|---------|----------------------|---------|
| WAVE3<br>337S2994    | 337S2968                  | CPU_DD30_1_6GHZ | U2900   | IC,GPUL,DD3,1.6G,APA | 1.20V   |
| WAVE5<br>337S2995    | 337S2968                  | CPU_DD30_1_6GHZ | U2900   | IC,GPUL,DD3,1.6G,APL | 1.20V   |
| WAVE5<br>337S2980    | 337S2968                  | CPU_DD30_1_6GHZ | U2900   | IC,GPUL,DD3,1.6G,ARL | 1.25V   |
| WAVE5 HP<br>337S2997 | 337S2968                  | CPU_DD30_1_6GHZ | U2900   | IC,GPUL,DD3,1.6G,ANA | 1.20V   |
| WAVE3<br>337S2970    | 337S2969                  | CPU_DD30_1_8GHZ | U2900   | IC,GPUL,DD3,1.8G,BRA | 1.25V   |
| WAVE5<br>337S2981    | 337S2969                  | CPU_DD30_1_8GHZ | U2900   | IC,GPUL,DD3,1.8G,BPL | 1.20V   |
| WAVE5<br>337S2982    | 337S2969                  | CPU_DD30_1_8GHZ | U2900   | IC,GPUL,DD3,1.8G,BRL | 1.25V   |
| WAVE5 HP<br>337S2998 | 337S2969                  | CPU_DD30_1_8GHZ | U2900   | IC,GPUL,DD3,1.8G,BNA | 1.20V   |

NOT QUALIFIED

| PART #   | QTY | DEVICE    | PACKAGE      | DESCRIPTION                   | VALUE  | VOLT. | WATT. | TOL. | REFERENCE DESIGNATOR(S) | BOM OPTION       |
|----------|-----|-----------|--------------|-------------------------------|--------|-------|-------|------|-------------------------|------------------|
| 337S2865 | 1   | PROCESSOR | CBGA-576-1MM | IC,GPUL,10S,DD2.11,1.8GHZ,85C | 1.8GHZ | 1.45V | 45W   | ?    | U2900                   | CPU_DD211_1_8GHZ |
| 337S2866 | 1   | PROCESSOR | CBGA-576-1MM | IC,GPUL,10S,DD2.11,2.0GHZ,85C | 2.0GHZ | 1.45V | 45W   | ?    | U2900                   | CPU_DD211_2_0GHZ |
| 337S2787 | 1   | PROCESSOR | CBGA-576-1MM | IC,GPUL,10S,REV3,2.0G,85C,CJA | 2.0GHZ | 1.25V | 45W   | ?    | U2900                   | CPU_DD30_2_0GHZ  |

ASICS

| PART#    | QTY | DESCRIPTION               | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|---------------------------|-------------------------|------------|
| 343S0284 | 1   | IC,U3LITE,V1.1,300MM,PBGA | U3                      |            |

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:           |
|-------------|---------------------------|------------|---------|---------------------|
| 343S0282    | 343S0284                  |            | U3      | U3L,V1.1,200MM,PBGA |
| 343S0321    | 343S0284                  |            | U3      | U3L,NEW LAM,200MM   |
| 343S0320    | 343S0284                  |            | U3      | U3L,NEW LAM,300MM   |

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 343S0283 | 1   | IC,ASIC,SHASTA,V1.1,PBGA | U2300                   |            |

MISC PARTS

| PART#             | QTY | DESCRIPTION                     | REFERENCE DESIGNATOR(S) | BOM OPTION  |
|-------------------|-----|---------------------------------|-------------------------|-------------|
| 062-2082          | 1   | SPEC,VENDOR PACKAGING PROCEDURE | VPP1                    |             |
| 820-1540          | 1   | PCB,FAB,MLB                     | MLB1                    |             |
| 825-6447          | 1   | BARCODE LABEL, MLB, Q45         | LBL1                    |             |
| 051-6482          | 1   | PCB,SCHEM,MLB                   | SCH1                    |             |
| 341T1366          | 1   | IC,FLASH,1MX8,3.3V,90NS         | U7500                   |             |
| 341T1395          | 1   | PURCH ASSY, SMU BIG             | U1300                   |             |
| CRITICAL 603-6015 | 1   | HEAT SINK ASSEMBLY 17 IN        | MECH17                  | 17_INCH_LCD |
| CRITICAL 603-6016 | 1   | HEAT SINK ASSEMBLY 20 IN        | MECH20                  | 20_INCH_LCD |

ALTERNATES

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES        | COMMENTS:      |
|-------------|---------------------------|------------|----------------|----------------|
| 378S0119    | 378S0114                  | LED700     | LED702,LED5900 | KINGBRIGHT LED |

TABLE ITEMS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | OF             |      |
| NONE                | 5    | 103            |      |

8

7

6

5

4

3

2

1

|  |   |  |  |
|--|---|--|--|
| <p>NO_TEST=YES TP BUF_RST 57</p> <p>NO_TEST=YES TP DFPCCLK 58</p> <p>NO_TEST=YES TP DFPCCLK_L 58</p> <p>NO_TEST=YES TP DFPD0 58</p> <p>NO_TEST=YES TP DFPD1 58</p> <p>NO_TEST=YES TP DFPD2 58</p> <p>NO_TEST=YES TP DFPD3 58</p> <p>NO_TEST=YES TP DFPD5 58</p> <p>NO_TEST=YES TP DFPD6 58</p> <p>NO_TEST=YES TP EXT_TMDS_CKM 58</p> <p>NO_TEST=YES TP EXT_TMDS_CKP 58</p> <p>NO_TEST=YES TP EXT_TMDS_D0M 58</p> <p>NO_TEST=YES TP EXT_TMDS_D0P 58</p> <p>NO_TEST=YES TP EXT_TMDS_D1M 58</p> <p>NO_TEST=YES TP EXT_TMDS_D1P 58</p> <p>NO_TEST=YES TP EXT_TMDS_D2M 58</p> <p>NO_TEST=YES TP EXT_TMDS_D2P 58</p>   | <p>NO_TEST=YES TP RAM_CKE_R&lt;3&gt; 8</p> <p>NO_TEST=YES TP RAM_CKE_R&lt;6&gt; 8</p> <p>NO_TEST=YES TP RAM_CKE_R&lt;7&gt; 8</p> <p>NO_TEST=YES TP RAM_CS_L_R&lt;10&gt; 8</p> <p>NO_TEST=YES TP RAM_CS_L_R&lt;11&gt; 8</p> <p>NO_TEST=YES TP RAM_CS_L_R&lt;2&gt; 8</p> <p>NO_TEST=YES TP RAM_CS_L_R&lt;3&gt; 8</p> <p>NO_TEST=YES TP RAM_MUXEN0 8</p> <p>NO_TEST=YES TP RAM_MUXEN4 8</p> <p>NO_TEST=YES TP NB_FM_SLEEP0 24</p> <p>NO_TEST=YES TP J4000_SJRESET_L 40</p> <p>NO_TEST=YES TP J4001_SJRESET_L 40</p> <p>NO_TEST=YES TP CMP_SPARE 8</p> <p>NO_TEST=YES TP ENET_TXD&lt;6&gt; 87</p> <p>NO_TEST=YES U2100_UNUSED 21</p> <p>NO_TEST=YES PLS_CLK_66M_0_R 27</p> <p>NO_TEST=YES PLS_CLK_66M_1_R 27</p>  | <p>FW_VP_PORT1 FUNC_TEST=YES</p> <p>FW_TPO1P FUNC_TEST=YES</p> <p>FW_TPOIN FUNC_TEST=YES</p> <p>FW_TPI1P FUNC_TEST=YES</p> <p>FW_TPIIN FUNC_TEST=YES</p> <p>FW_VP_PORT2 FUNC_TEST=YES</p> <p>FW_TPO2F FUNC_TEST=YES</p> <p>FW_TPO2N FUNC_TEST=YES</p> <p>FW_TPI2P FUNC_TEST=YES</p> <p>FW_TPI2N FUNC_TEST=YES</p> <p>FW_VGND FUNC_TEST=YES</p>   | <p>PP12V_RUN 10 TEST POINTS FUNC_TEST=YES</p> <p>PP5V_ALL 5 TEST POINTS FUNC_TEST=YES</p> <p>PP5V_RUN 5 TEST POINTS FUNC_TEST=YES</p> <p>PP3V3_RUN 5 TEST POINTS FUNC_TEST=YES</p> <p>PP24V_RUN 5 TEST POINTS FUNC_TEST=YES</p> <p>PP5V_DISK 5 TEST POINTS FUNC_TEST=YES</p> <p>PP12V_DISK 5 TEST POINTS FUNC_TEST=YES</p> <p>GND 12 TEST POINTS FUNC_TEST=YES</p>   |
| <p>NO_TEST=YES TP FBBCS1_L 52</p> <p>NO_TEST=YES TP GPU_INTR_L 49</p> <p>NO_TEST=YES TP GPU_THERMA 58</p> <p>NO_TEST=YES TP GPU_THERMC 58</p> <p>NO_TEST=YES TP IFP1VREF 58</p> <p>NO_TEST=YES TP_NVAGP_TDO 49</p>   | <p>GENZ SHOULD USE J1400 FOR THE FOLLOWING NETS:</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_AD&lt;0..43&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_CLK_N 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_CLK_P 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_SR_N&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_SR_P&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_AD&lt;0..43&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_CLK_N 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_CLK_P 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_SR_N&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_SR_P&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE CHKSTOP_L 8 14 29</p> <p>NO_TEST=TRUE CPU_HRESET_L 14 29 30</p> <p>NO_TEST=TRUE CPU_INT_L 14 29 30</p> <p>NO_TEST=TRUE CPU1_HTBEN 14</p> <p>NO_TEST=TRUE EI_CPU1_CLK_N 14 27</p> <p>NO_TEST=TRUE EI_CPU1_CLK_P 14 27</p> <p>NO_TEST=TRUE EI_OACK_L 14 28 29</p> <p>NO_TEST=TRUE EI_OREQ_L 14 28 29 30</p> <p>NO_TEST=TRUE EI_SE 14 28 29 30</p> <p>NO_TEST=TRUE I2C_SMU_A_SCL_OUT_L 13 14 18</p> <p>NO_TEST=TRUE I2C_SMU_A_SDA_OUT_L 13 14 18</p> <p>NO_TEST=TRUE MCP_L 8 14 29</p> <p>NO_TEST=TRUE RI_L 14 29 30</p> <p>NO_TEST=TRUE SYNCENABLE 14 29 30</p> <p>NO_TEST=TRUE TP_PROC_TRIGGER_OUT 14 29</p> <p>NO_TEST=TRUE EI_CPU1_SYNC 14 27</p> | <p>PCI_AD&lt;31..0&gt; FUNC_TEST=TRUE</p> <p>PCI_CBE_L&lt;3..0&gt; FUNC_TEST=TRUE</p> <p>PCI_CLK33M_AIRPORT FUNC_TEST=TRUE</p> <p>PCI_SLOTA_REQ_L FUNC_TEST=TRUE</p> <p>PCI_SLOTA_GNT_L FUNC_TEST=TRUE</p> <p>PCI_SLOTA_INT_L FUNC_TEST=TRUE</p> <p>PCI_RESET_L FUNC_TEST=TRUE</p> <p>PCI_FRAME_L FUNC_TEST=TRUE</p> <p>PCI_TRDY_L FUNC_TEST=TRUE</p> <p>PCI_IRDY_L FUNC_TEST=TRUE</p> <p>PCI_STOP_L FUNC_TEST=TRUE</p> <p>PCI_DEVSEL_L FUNC_TEST=TRUE</p> <p>PCI_PAR FUNC_TEST=TRUE</p> <p>PCI_SLOTA_IDSEL FUNC_TEST=TRUE</p> <p>ROM_CS_L FUNC_TEST=TRUE</p> <p>ROM_OE_L FUNC_TEST=TRUE</p> <p>ROM_WE_L FUNC_TEST=TRUE</p> <p>ROM_ONBOARD_CS_L FUNC_TEST=TRUE</p> <p>AIRPORT_CLKRUN_L_PD FUNC_TEST=TRUE</p> | <p>PP12V_RUN 10 TEST POINTS FUNC_TEST=YES</p> <p>PP5V_ALL 5 TEST POINTS FUNC_TEST=YES</p> <p>PP5V_RUN 5 TEST POINTS FUNC_TEST=YES</p> <p>PP3V3_RUN 5 TEST POINTS FUNC_TEST=YES</p> <p>PP24V_RUN 5 TEST POINTS FUNC_TEST=YES</p>  |
| <p>NO_TEST=YES TP_TMDS_TXD3M 58</p> <p>NO_TEST=YES TP_TMDS_TXD3P 58</p> <p>NO_TEST=YES TP_TMDS_TXD7M 58</p> <p>NO_TEST=YES TP_TMDS_TXD7P 58</p> <p>NO_TEST=YES TP_VIPCHLK 57</p> <p>NO_TEST=YES TP_FRWLKPS 58</p> <p>NO_TEST=YES TP_AGP_MB_AGP8X_DET_L 48</p> <p>NO_TEST=YES TP_ATTENTION 29</p> <p>NO_TEST=YES TP_ENET_CLK125M_GTX 87</p> <p>NO_TEST=YES TP_ENET_TXD&lt;7&gt; 87</p> <p>NO_TEST=YES TP_ENET_TXD&lt;4&gt; 87</p> <p>NO_TEST=YES TP_ENET_TXD&lt;5&gt; 87</p> <p>NO_TEST=YES TP_FN_CLK98M_LCLK 90</p> <p>NO_TEST=YES TP_AFN 29</p> <p>NO_TEST=YES TP_PSR01 29</p> <p>NO_TEST=YES TP_PSR02 29</p> <p>NO_TEST=YES TP_PSYNCOUT 29</p> <p>NO_TEST=YES TP_USB2_PWREN&lt;2&gt; 92</p> <p>NO_TEST=YES TP_USB2_PWREN&lt;3&gt; 92</p> <p>NO_TEST=YES TP_USB2_PWREN&lt;4&gt; 92</p>  | <p>NO_TEST=TRUE EI_CPU_TO_NB_AD&lt;0..43&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_CLK_N 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_CLK_P 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_SR_N&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_SR_P&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_AD&lt;0..43&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_CLK_N 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_CLK_P 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_SR_N&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_SR_P&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE CHKSTOP_L 8 14 29</p> <p>NO_TEST=TRUE CPU_HRESET_L 14 29 30</p> <p>NO_TEST=TRUE CPU_INT_L 14 29 30</p> <p>NO_TEST=TRUE CPU1_HTBEN 14</p> <p>NO_TEST=TRUE EI_CPU1_CLK_N 14 27</p> <p>NO_TEST=TRUE EI_CPU1_CLK_P 14 27</p> <p>NO_TEST=TRUE EI_OACK_L 14 28 29</p> <p>NO_TEST=TRUE EI_OREQ_L 14 28 29 30</p> <p>NO_TEST=TRUE EI_SE 14 28 29 30</p> <p>NO_TEST=TRUE I2C_SMU_A_SCL_OUT_L 13 14 18</p> <p>NO_TEST=TRUE I2C_SMU_A_SDA_OUT_L 13 14 18</p> <p>NO_TEST=TRUE MCP_L 8 14 29</p> <p>NO_TEST=TRUE RI_L 14 29 30</p> <p>NO_TEST=TRUE SYNCENABLE 14 29 30</p> <p>NO_TEST=TRUE TP_PROC_TRIGGER_OUT 14 29</p> <p>NO_TEST=TRUE EI_CPU1_SYNC 14 27</p>  | <p>USB_BT_N FUNC_TEST=TRUE</p> <p>USB_BT_P FUNC_TEST=TRUE</p> <p>USB2_PORT1_N_F FUNC_TEST=TRUE</p> <p>USB2_PORT1_P_F FUNC_TEST=TRUE</p> <p>USB2_PORT2_N_F FUNC_TEST=TRUE</p> <p>USB2_PORT2_P_F FUNC_TEST=TRUE</p> <p>USB2_PORT3_N_F FUNC_TEST=TRUE</p> <p>USB2_PORT3_P_F FUNC_TEST=TRUE</p> <p>PP5V_USB2_PORT1_F FUNC_TEST=TRUE</p> <p>PP5V_USB2_PORT2_F FUNC_TEST=TRUE</p> <p>PP5V_USB2_PORT3_F FUNC_TEST=TRUE</p>  | <p>PP24V_RUN 5 TEST POINTS FUNC_TEST=YES</p> <p>PP5V_DISK 5 TEST POINTS FUNC_TEST=YES</p> <p>PP12V_DISK 5 TEST POINTS FUNC_TEST=YES</p> <p>GND 12 TEST POINTS FUNC_TEST=YES</p>  |
| <p>NO_TEST=YES TP_NEC_AMC 77</p> <p>NO_TEST=YES TP_NEC_NANDTEST 77</p> <p>NO_TEST=YES TP_NEC_NTST1 77</p> <p>NO_TEST=YES TP_NEC_SMC 77</p> <p>NO_TEST=YES TP_NEC_SMI_L 77</p> <p>NO_TEST=YES TP_NEC_SRCLK 77</p> <p>NO_TEST=YES TP_NEC_SRDATA 77</p> <p>NO_TEST=YES TP_NEC_SRM0D 77</p> <p>NO_TEST=YES TP_NEC_TEB 77</p> <p>NO_TEST=YES TP_NEC_TEST 77</p> <p>NO_TEST=YES TP_PLS_CLK_66M_0 27</p> <p>NO_TEST=YES TP_PLS_CLK_66M_1 27</p> <p>NO_TEST=YES TP_PLS_REF_CML 27</p> <p>NO_TEST=YES TP_PLS_TEST1 27</p> <p>NO_TEST=YES TP_PLS_TEST2 27</p> <p>NO_TEST=YES TP_PLS_TEST3 27</p> <p>NO_TEST=YES TP_SB_FSTEST 25</p> <p>NO_TEST=YES TP_SB_PLTEST 25</p> <p>NO_TEST=YES TP_SB_VREF.CG 48</p> <p>NO_TEST=YES TP_SB_NC_P7 91</p> <p>NO_TEST=YES TP_SB_NC_P8 91</p> <p>NO_TEST=YES TP_SB_NC_R3 91</p> <p>NO_TEST=YES TP_SB_NC_R4 91</p> <p>NO_TEST=YES TP_SB_NC_R5 91</p> <p>NO_TEST=YES TP_SB_NC_R6 91</p> <p>NO_TEST=YES TP_SB_NC_R7 91</p> <p>NO_TEST=YES TP_SB_NC_R8 91</p> <p>NO_TEST=YES TP_SB_NC_T1 91</p> <p>NO_TEST=YES TP_SB_NC_T2 91</p> <p>NO_TEST=YES TP_SB_NC_T3 91</p> <p>NO_TEST=YES TP_SB_NC_T4 91</p> <p>NO_TEST=YES TP_SB_NC_T5 91</p> <p>NO_TEST=YES TP_SB_NC_T6 91</p> <p>NO_TEST=YES TP_SB_NC_T7 91</p> <p>NO_TEST=YES TP_SB_NC_T8 91</p> <p>NO_TEST=YES TP_SB_NC_U1 91</p> <p>NO_TEST=YES TP_SB_NC_U2 91</p> <p>NO_TEST=YES TP_SB_NC_U3 91</p> <p>NO_TEST=YES TP_SB_NC_U4 91</p> <p>NO_TEST=YES TP_SB_NC_U5 91</p> <p>NO_TEST=YES TP_SB_NC_U6 91</p> <p>NO_TEST=YES TP_SB_NC_V1 91</p> <p>NO_TEST=YES TP_SB_NC_V2 91</p> <p>NO_TEST=YES TP_SB_NC_V3 91</p> <p>NO_TEST=YES TP_SB_NC_V4 91</p> <p>NO_TEST=YES TP_SB_NC_W1 91</p> <p>NO_TEST=YES TP_SB_NC_W3 91</p> <p>NO_TEST=YES TP_SB_NC_Y1 91</p> <p>NO_TEST=YES TP_SB_NC_Y3 91</p> | <p>NO_TEST=TRUE I2C_SMU_A_SCL_OUT_L 13 14 18</p> <p>NO_TEST=TRUE I2C_SMU_A_SDA_OUT_L 13 14 18</p> <p>NO_TEST=TRUE MCP_L 8 14 29</p> <p>NO_TEST=TRUE RI_L 14 29 30</p> <p>NO_TEST=TRUE SYNCENABLE 14 29 30</p> <p>NO_TEST=TRUE TP_PROC_TRIGGER_OUT 14 29</p> <p>NO_TEST=TRUE EI_CPU1_SYNC 14 27</p> <p>NO_TEST=TRUE I2C_SMU_A_SCL_OUT_L 13 14 18</p> <p>NO_TEST=TRUE I2C_SMU_A_SDA_OUT_L 13 14 18</p> <p>NO_TEST=TRUE MCP_L 8 14 29</p> <p>NO_TEST=TRUE RI_L 14 29 30</p> <p>NO_TEST=TRUE SYNCENABLE 14 29 30</p> <p>NO_TEST=TRUE TP_PROC_TRIGGER_OUT 14 29</p> <p>NO_TEST=TRUE EI_CPU1_SYNC 14 27</p>   | <p>I2S1_DEV_TO_SB_DTI 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2S1_SYNC 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2S1_BITCLK 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2S1_MCLK 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2S1_SB_TO_DEV_DTO 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2S1_RESET_L 2 TEST POINTS FUNC_TEST=TRUE</p> <p>MODEM_RING2SYS_L 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2C_UDASH_SDA FUNC_TEST=TRUE</p> <p>I2C_UDASH_SCL FUNC_TEST=TRUE</p> <p>USB_UDASH_N FUNC_TEST=TRUE</p> <p>USB_UDASH_P FUNC_TEST=TRUE</p> <p>UDASH_SDOWN FUNC_TEST=TRUE</p> <p>UDASH_RESET_L FUNC_TEST=TRUE</p> <p>UDASH_I2C_AI_PU FUNC_TEST=TRUE</p>  | <p>PP24V_RUN 5 TEST POINTS FUNC_TEST=YES</p> <p>PP5V_DISK 5 TEST POINTS FUNC_TEST=YES</p> <p>PP12V_DISK 5 TEST POINTS FUNC_TEST=YES</p> <p>GND 12 TEST POINTS FUNC_TEST=YES</p>  |
| <p>NO_TEST=YES TP_SATA_CLK25M 27</p> <p>NO_TEST=YES TP_ENET_PCK 87</p> <p>NO_TEST=YES TP_USB2_PWREN&lt;0&gt; 92</p> <p>NO_TEST=YES TP_USB2_PWREN&lt;1&gt; 92</p> <p>NO_TEST=YES TP_DUMMY_A 24</p> <p>NO_TEST=YES TP_DUMMY_B 24</p> <p>NO_TEST=YES TP_RAM_CKE_R&lt;2&gt; 8</p>  | <p>NO_TEST=TRUE EI_CPU_TO_NB_AD&lt;0..43&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_CLK_N 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_CLK_P 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_SR_N&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_SR_P&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_AD&lt;0..43&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_CLK_N 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_CLK_P 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_SR_N&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_SR_P&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE CHKSTOP_L 8 14 29</p> <p>NO_TEST=TRUE CPU_HRESET_L 14 29 30</p> <p>NO_TEST=TRUE CPU_INT_L 14 29 30</p> <p>NO_TEST=TRUE CPU1_HTBEN 14</p> <p>NO_TEST=TRUE EI_CPU1_CLK_N 14 27</p> <p>NO_TEST=TRUE EI_CPU1_CLK_P 14 27</p> <p>NO_TEST=TRUE EI_OACK_L 14 28 29</p> <p>NO_TEST=TRUE EI_OREQ_L 14 28 29 30</p> <p>NO_TEST=TRUE EI_SE 14 28 29 30</p> <p>NO_TEST=TRUE I2C_SMU_A_SCL_OUT_L 13 14 18</p> <p>NO_TEST=TRUE I2C_SMU_A_SDA_OUT_L 13 14 18</p> <p>NO_TEST=TRUE MCP_L 8 14 29</p> <p>NO_TEST=TRUE RI_L 14 29 30</p> <p>NO_TEST=TRUE SYNCENABLE 14 29 30</p> <p>NO_TEST=TRUE TP_PROC_TRIGGER_OUT 14 29</p> <p>NO_TEST=TRUE EI_CPU1_SYNC 14 27</p>  | <p>PPVCC_TMDS FUNC_TEST=TRUE</p> <p>PP3V3_DDC FUNC_TEST=TRUE</p> <p>TD0M FUNC_TEST=TRUE</p> <p>TD0P FUNC_TEST=TRUE</p> <p>TD1M FUNC_TEST=TRUE</p> <p>TD1P FUNC_TEST=TRUE</p> <p>TD2M FUNC_TEST=TRUE</p> <p>TD2P FUNC_TEST=TRUE</p> <p>TCKM FUNC_TEST=TRUE</p> <p>TCKP FUNC_TEST=TRUE</p> <p>TMDS_DDC_DAT FUNC_TEST=TRUE</p> <p>TMDS_DDC_CLK FUNC_TEST=TRUE</p> <p>GND_CHASSIS_TMDS FUNC_TEST=TRUE</p>  | <p>PP24V_RUN 5 TEST POINTS FUNC_TEST=YES</p> <p>PP5V_DISK 5 TEST POINTS FUNC_TEST=YES</p> <p>PP12V_DISK 5 TEST POINTS FUNC_TEST=YES</p> <p>GND 12 TEST POINTS FUNC_TEST=YES</p>  |
|  |   | <p>FILT_ANALOG_RED FUNC_TEST=TRUE</p> <p>FILT_ANALOG_GRN FUNC_TEST=TRUE</p> <p>FILT_ANALOG_BLU FUNC_TEST=TRUE</p> <p>ANALOG_HSINCL_L FUNC_TEST=TRUE</p> <p>ANALOG_VSYNCL_L FUNC_TEST=TRUE</p> <p>VGA_IIC_CLK FUNC_TEST=TRUE</p> <p>VGA_IIC_DAT FUNC_TEST=TRUE</p> <p>MON_DETECT_FUNC_FUNC_TEST=TRUE</p> <p>DDC_VCC_5 FUNC_TEST=TRUE</p>  | <p>PP24V_RUN 5 TEST POINTS FUNC_TEST=YES</p> <p>PP5V_DISK 5 TEST POINTS FUNC_TEST=YES</p> <p>PP12V_DISK 5 TEST POINTS FUNC_TEST=YES</p> <p>GND 12 TEST POINTS FUNC_TEST=YES</p>  |
|  |   | <p>PP24V_INV FUNC_TEST=TRUE</p> <p>GND_20_INV FUNC_TEST=TRUE</p> <p>INV_20_LCD_PWM FUNC_TEST=TRUE</p> <p>INV_20_CUR_HI_F FUNC_TEST=TRUE</p> <p>PP12V_INV FUNC_TEST=TRUE</p> <p>GND_17_INV FUNC_TEST=TRUE</p> <p>PP5V_AGP_RL FUNC_TEST=TRUE</p> <p>INV_17_LCD_PWM_F FUNC_TEST=TRUE</p> <p>LAMP_STS_F FUNC_TEST=TRUE</p> <p>INV_17_CUR_HI_F FUNC_TEST=TRUE</p> <p>CPU_VID_R&lt;5..0&gt; FUNC_TEST=TRUE</p> <p>KPVDD2_FMAX FUNC_TEST=TRUE</p> <p>KPGND2_FMAX FUNC_TEST=TRUE</p> <p>TDIODE_POS_FMAX FUNC_TEST=TRUE</p> <p>TDIODE_NEG_FMAX FUNC_TEST=TRUE</p> <p>CORE_ISNS_M FUNC_TEST=TRUE</p> <p>CORE_ISNS_P FUNC_TEST=TRUE</p>   | <p>UATA_DD&lt;15..0&gt; FUNC_TEST=TRUE</p> <p>UATA_DA&lt;2..0&gt; FUNC_TEST=TRUE</p> <p>UATA_CS0_L FUNC_TEST=TRUE</p> <p>UATA_CS1_L FUNC_TEST=TRUE</p> <p>UATA_RESET_L FUNC_TEST=TRUE</p> <p>UATA_DSTROBE_R FUNC_TEST=TRUE</p> <p>UATA_HSTROBE FUNC_TEST=TRUE</p> <p>UATA_STOP FUNC_TEST=TRUE</p> <p>UATA_DMARQ_R FUNC_TEST=TRUE</p> <p>UATA_DMACK_L FUNC_TEST=TRUE</p> <p>UATA_INTRO_R FUNC_TEST=TRUE</p> <p>UATA_IOCS16_PU FUNC_TEST=TRUE</p> <p>UATA_CSEL_PD FUNC_TEST=TRUE</p> <p>TDIODE_NEG FUNC_TEST=TRUE</p> <p>TP_AIRPORT_PME_L FUNC_TEST=TRUE</p> <p>TP_AIRPORT_RF_DISABLE FUNC_TEST=TRUE</p> |

### FUNC TEST

















NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS             |
|-------------|---------------------------|------------|---------|----------------------|
| 516S0249    | 516S0248                  |            | SW703   | POWER SWITCH - SUYIN |

SUYIN WILL NOT BE USED FOR INITIAL RAMP



**POWER CONN / ALIAS**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 7 OF           | 103  |
| NONE                |      |                |      |

D

D

C


C

B

B



A

A





| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| R840                      | SMU_RESET        | 10 MIL SPACING    |
| R841                      | SMU_RESET        | 10 MIL SPACING    |

SYS\_COLD\_RESET\_L 13 24  
SYS\_WARM\_RESET\_L 8 25 74 77 87




SMU ANALOG VREF

POWER FAIL\_L CONNECTION





DOWNLOAD CONNECTOR




PLL LOCK LED


CHKSTOP LED



SHASTA JTAG PULL DOWN



CPU HEATSINK SMT NUTS



SIGNAL ALIAS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



www.laptop-schematics.com

## 2.5V VOLTAGE REGULATOR



NOTE:  
 SET OUTPUT=2.62V FOR FRAMEBUFFER.  
 IRU3037CS VREF=1.25VDC  
 $V_{OUT} = V_{REF} * (R_{903} + R_{905}) / R_{905} = 2.62VDC$

PEAK CURRENT OF TOTAL RAILS  
 12.68A WITH DIMM TERMINATION  
 9.24A WITHOUT DIMM TERMINATION

www.laptop-schematics.com

**2.5V VREG**


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b> |
|                     | SCALE<br>NONE    | SHT<br>9                          | OF<br>103        |

# SHASTA CORE VOLTAGE REGULATOR




NOTE:  
 SET OUTPUT=1.2V  
 IRU3037ACS VREF=0.8VDC  
 $V_{OUT} = V_{REF} * (R_{1003} + R_{1005}) / R_{1005} = 1.206VDC$   
 PEAK CURRENT OF TOTAL RAILS  
 5.96A

PP1V2\_PWRON FET SWITCH  
 PEAK CURRENT 0.6A



PP1V2\_RUN FET SWITCH  
 PEAK CURRENT 4.43A




## 1.2V VREG

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 10 OF          | 103  |
| NONE                |      |                |      |



### 5V & 3.3V VREGS


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 11 OF 103      |      |
| NONE                |      |                |      |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| SMU_CLK10M_XTAL           | 15 MIL SPACING   | SMU_CLK10M_XIN    |
|                           | 15 MIL SPACING   | SMU_CLK10M_XOUT   |
|                           | 15 MIL SPACING   | SMU_CLK10M_XOUT_R |
| RTC_CLK32K_XTAL           | 15 MIL SPACING   | RTC_CLK32K_X1     |
|                           | 15 MIL SPACING   | RTC_CLK32K_X2     |

### System Management Unit



### Real Time Clock



### Page Notes

Power aliases required by this page:  
 - PP3V3\_ALL\_SMU  
 - PP3V3\_ALL\_RTC  
 - PP3V3\_PWRON\_SMU  
 - PPVREF\_SMU (SMU AVCC or 2.5V reference)

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)


NOTE: CPU current/voltage monitoring (CPU\_SENSE\_I/CPU\_SENSE\_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND SMU\_AVSS. SMU\_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND SMU\_AVSS). None of those capacitors are provided on this page.

NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.

### SMU Pull-ups / pull-down



### Alternate Functions

| Portable               |     | Consumer           |     | Tower & Server        |     |
|------------------------|-----|--------------------|-----|-----------------------|-----|
| Port                   |     | Port               |     | Port                  |     |
| 13 FAN_RPM3            | 0.4 | 13 FAN_TACH3       | 2.5 | 13 CPU_VID<0>         | 6.0 |
| 13 FAN_RPM4            | 0.5 | 13 FAN_TACH4       | 2.6 | 13 CPU_VID<1>         | 6.1 |
| 13 FAN_RPM5            | 0.6 | 13 FAN_TACH5       | 2.7 | 13 CPU_VID<2>         | 6.2 |
| 13 SYS_POWERFAIL_L     | 1.5 | 13 SMU_CHARGE_BATT | 3.6 | 10 I2C_SMU_CPU_SDA_IN | 7.2 |
| 13 SYS_DRIVE_BAY_INT_L | 1.6 |                    |     | 10 I2C_SMU_CPU_SCL_IN | 7.4 |
| 13 SYS_DOOR_AJAR_L     | 1.7 |                    |     |                       |     |
| 13 FAN_PWM8            | 7.6 |                    |     |                       |     |

### System Management Unit

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|       |                |      |
|-------|----------------|------|
| SCALE | DRAWING NUMBER | REV. |
| NONE  | D 051-6482     | I    |
|       | SHEET          | OF   |
|       | 13             | 103  |



APPLE COMPUTER INC.




# CPU LOGIC ANALYZER

## NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b> |
|                     | SCALE<br>NONE    | SHT<br>14 OF 103                  |                  |


FAN 1 - Q37 STYLE CPU FAN CONTROL CIRCUIT




OPTICAL TEMP SENSOR



POWER SUPPLY TEMP SENSOR



FAN 2 - Q37 STYLE CPU FAN CONTROL CIRCUIT




FAN 1, 2 & SYSTEM TEMP


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | OF             | REV. |
| NONE                | 16   | 103            |      |

# FAN 3 - Q37 STYLE SYSTEM FAN CONTROL CIRCUIT




## REMOTE HARD DRIVE TEMP SENSOR



### FAN 3 & HD TEMP

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 17 OF          | 103  |
| NONE                |      |                |      |



STANDARD CONFIGURATION: SMU IS MASTER OF BUS E WITH RTC AS SLAVE; U3LITE 'B' AND SMU 'D' ARE NOT USED  
 TO IMPROVE LATENCY WITH RGB LED - U3LITE 'B' AND SMU 'E' CAN MAKE AN I2C 'E' BUS  
 SMU 'D' AND RTC CAN MAKE AN I2C 'D' BUS














### I2C CONNECTIONS

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 18 OF 103      |      |
| NONE                |      |                |      |



TOTAL CURRENT EXCLUDING LEDS CURRENT < 170 MICRO AMPS



| PART#    | QTY | DESCRIPTION            | REFERENCE DESIGNATOR(S) | BOM OPTION  |
|----------|-----|------------------------|-------------------------|-------------|
| 11483921 | 1   | RES, 39.2 OHM, 1%, 402 | R2103                   | 20_INCH_LCD |
| 11481821 | 3   | RES, 18.2 OHM, 1%, 402 | R2100,R2113,R2126       | NOSTUFF     |

**INDICATOR LED**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |       |     |     |      |
|---------------------|-------|-----|-----|------|
| APPLE COMPUTER INC. | SCALE | SHT | OF  | REV. |
|                     | NONE  | 21  | 103 | I    |

8

7

6

5


4

3

2

1

NOTE:  
 SET OUTPUT=1.5VDC FOR U3LITE CORE  
 IRU3037CS VREF=1.25VDC  
 $V_{OUT}=V_{REF} * (R2203+R2205) / R2205 = 1.53VDC$   
 7.73A OF PEAK CURRENT DRAW ON PCORE\_NB



### U3LITE CORE POWER

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  |                | OF   |
| NONE                | 22   |                | 103  |

8

7

6

5

4

3

2

1


# Page Notes

Power aliases required by this page:  
 - \_PPPCI164\_PWRON\_SB (to 5V or 3.3V)  
 - \_PPPCI32\_PWRON\_SB (to 5V or 3.3V)  
 - \_PP3V3\_PWRON\_SB  
 - \_PP2V5\_PWRON\_SB  
 - \_PPVCORE\_PWRON\_SB (1.2V)  
 NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. Connect \_PPPCI32\_PWRON\_SB to appropriate PCI bus voltage and \_PPPCI164\_PWRON\_SB to same if 64-bit PCI, otherwise 3.3V.

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Power Sequencing:  
 Must power Shasta VCore rail before any other Shasta supplies.



Master: Link

## Shasta Core Power

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  |                | OF   |
| NONE                | 23   |                | 103  |

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A



MASTER: GILA  
 LAST MODIFIED: JUNE 10, 04

### U3LITE MISC

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 24 OF 103      |      |
| NONE                |      |                |      |

8

7

6

5

4

3

2



1

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR  |
|---------------------------|------------------|--------------------|
| I2S0_TO_SB                |                  | I2S0_DEV_TO_SB DTI |
| I2S0_TO_DEV               |                  | I2S0_SB_TO_DEV DTO |
| I2S0_TO_DEV               | AUDIO            | I2S0_MCLK          |
| I2S0_BIDIR                |                  | I2S0_BITCLK        |
| I2S0_BIDIR                |                  | I2S0_SYNC          |
| I2S1_TO_SB                |                  | I2S1_DEV_TO_SB DTI |
| I2S1_TO_DEV               |                  | I2S1_SB_TO_DEV DTO |
| I2S1_TO_DEV               | 10 MIL SPACING   | I2S1_MCLK          |
| I2S1_BIDIR                |                  | I2S1_BITCLK        |
| I2S1_BIDIR                |                  | I2S1_SYNC          |
| I2S2_TO_SB                |                  | I2S2_DEV_TO_SB DTI |
| I2S2_TO_DEV               |                  | I2S2_SB_TO_DEV DTO |
| I2S2_TO_DEV               | 10 MIL SPACING   | I2S2_MCLK          |
| I2S2_BIDIR                |                  | I2S2_BITCLK        |
| I2S2_BIDIR                |                  | I2S2_SYNC          |
| SB_CLK18M_XTAL            | 15 MIL SPACING   | SB_CLK18M_XTALI    |
| SB_CLK18M_XTAL            | 15 MIL SPACING   | SB_CLK18M_XTALO    |
| SB_CLK18M_XTAL            | 15 MIL SPACING   | SB_CLK18M_XTALO_R  |
| SB_CLK25M_ATA             | 15 MIL SPACING   | SB_CLK25M_ATA      |

### Page Notes




- Power aliases required by this page:
- PP3V3\_PCI
  - PP3V3\_PWRON\_SB
  - PP2V5\_PWRON\_SB
  - PP1V2\_PWRON\_SB
- Signal aliases required by this page: (NONE)
- BOM options provided by this page:
- PCI\_64BIT
  - Configures Shasta for 64-bit PCI
  - NOTE: XGC required for Shasta GPIOs
  - MPIC\_NB/MPIC\_SB
  - Selects whether NorthBridge or SouthBridge MPIC will be used for interrupt controller.

### NorthBridge / SouthBridge MPIC Routing




PCI 32-bit select  
 1 = 32-bit PCI & GPIOs  
 0 = 64-bit PCI & XGC

I2S1: Soft Modem  
I2S2: S/P-DIF



### U2300 SHASTA



AUDIO GPIOs  
 NOTE: It is the responsibility of the audio circuit to provide the necessary pull-ups & pull-downs.

### Master: Link

#### Shasta Serial / Misc

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |  |                            |
|---------------------|--|----------------------------|
| APPLE COMPUTER INC. | SIZE: D<br>DRAWING NUMBER: 051-6482<br>SCALE: NONE | REV: I<br>SHEET: 25 OF 103 |
|---------------------|--|----------------------------|



PINS G12, M12, H3, K1, L5, M9, A11, A9  
 A8, C5, B4, K10, H12 J11, M11, A1  
 CAN BE TURNED OFF IN SLEEP

402 CAPS NOT NEEDED  
 IF 603 CAN BE PLACED CLOSE TO PULSAR

| PART#    | QTY | DESCRIPTION  | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------|-------------------------|------------|
| 359S0076 | 1   | PULSAR, FBGA | U2600                   |            |


MASTER: GILA  
 LAST MODIFIED: APR 09, 04

### PULSAR POWER

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | NONE | 051-6482       | I    |
| SCALE               |      | SHT 26 OF 103  |      |




MASTER: GILA  
LAST MODIFIED: JULY 12, 04

# PULSAR CLOCKS

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 27 OF          | 103  |
| NONE                |      |                |      |



| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| EI_CPU_TO_NB_CLK_P        | EI_CPU_TO_NB_CLK | EI_CPU_TO_NB_CLK  |
| EI_CPU_TO_NB_CLK_N        | EI_CPU_TO_NB_CLK | EI_CPU_TO_NB_CLK  |
| EI_NB_TO_CPU_CLK_P        | EI_NB_TO_CPU_CLK | EI_NB_TO_CPU_CLK  |
| EI_NB_TO_CPU_CLK_N        | EI_NB_TO_CPU_CLK | EI_NB_TO_CPU_CLK  |
| EI_CPU_TO_NB_AD<0..43>    | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_AD   |
| EI_NB_TO_CPU_AD<0..43>    | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_AD   |
| EI_CPU_TO_NB_SR_P<0>      | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SRO  |
| EI_CPU_TO_NB_SR_N<0>      | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SRO  |
| EI_CPU_TO_NB_SR_P<1>      | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SRO  |
| EI_CPU_TO_NB_SR_N<1>      | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SRO  |
| EI_NB_TO_CPU_SR_P<0>      | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SRO  |
| EI_NB_TO_CPU_SR_N<0>      | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SRO  |
| EI_NB_TO_CPU_SR_P<1>      | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SRO  |
| EI_NB_TO_CPU_SR_N<1>      | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SRO  |

PLACE R2805 AND R2806 NEAR U3LITE

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:             |
|-------------|---------------------------|------------|---------|-----------------------|
| 35380920    | 35380867                  |            | U2850   | PERICOM ANALOG SWITCH |
| 35380924    | 35380867                  |            | U2850   | MAXIM ANALOG SWITCH   |

PLACE QREQ CIRCUITS BETWEEN CPU AND U3LITE

MASTER: GILA  
LAST MODIFIED: JULY 14, 04

### U3LITE APPLE PI


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 28 OF 103      |      |
| NONE                |      |                |      |





MASTER: GILA  
LAST MODIFIED: APR 09, 04

**NEO APPLE PI**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | NONE | SHT            | OF   |
|                     |      | 29             | 103  |

**PROCESSOR LOGIC I/O**



SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK \* PLLMULT.

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 11481103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3034                   | EI_3T01    |
| 11481103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3018                   | EI_2T01    |

SYSCLK \* 12  
SYSCLK \* 8

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 11481103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3024,R3026,R3028       | EI_2T01    |
| 11481103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3024,R3026,R3012       | EI_3T01    |
| 11481103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3024,R3010,R3028       | NOSTUFF    |
| 11481103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3024,R3010,R3012       | NOSTUFF    |
| 11481103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3008,R3026,R3028       | NOSTUFF    |
| 11481103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3008,R3010,R3012       | NOSTUFF    |
| 11481103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3008,R3010,R3012       | NOSTUFF    |

PROC / 2  
PROC / 3  
PROC / 4  
PROC / 6  
PROC / 8  
PROC / 12  
PROC / 16

SELECT ELASTIC MODE OR BYPASS.

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 11481103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3036                   |            |
| 11481103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3020                   | NOSTUFF    |

BYPASS MODE

SELECT PLL FREQUENCY RANGE.

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION     |
|----------|-----|--------------------------|-------------------------|----------------|
| 11481103 | 2   | RES,1K OHM,1/16W,5%,0402 | R3030,R3032             | CPU_PLL_LOW    |
| 11481103 | 2   | RES,1K OHM,1/16W,5%,0402 | R3030,R3016             | CPU_PLL_HIGH   |
| 11481103 | 2   | RES,1K OHM,1/16W,5%,0402 | R3014,R3032             | CPU_PLL_MEDIUM |
| 11481103 | 2   | RES,1K OHM,1/16W,5%,0402 | R3014,R3016             | NOSTUFF        |


RESERVED

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION   |
|----------|-----|--------------------------|-------------------------|--------------|
| 11481103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3022                   | AVPRESET OFF |
| 11481103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3038                   | AVPRESET ON  |

AVPRESET OFF  
AVPRESET ON

\* STUFF THESE ON Q45.

SYSTEM CONFIGURATION




MASTER: GILA  
LAST MODIFIED: APR 27, 04

CPU STRAPS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6482       | I    |
| SCALE               | SHT OF |                |      |
| NONE                | 30     |                | 103  |



|          | PART#   | QTY | DESCRIPTION      | REFERENCE DESIGNATOR(S) | BOM OPTION   |
|----------|---------|-----|------------------|-------------------------|--------------|
| CRITICAL | 3538086 | 1   | VREG MM1572 2.6V | VR3100                  | CPU_AVDD_2V6 |
| CRITICAL | 3538086 | 1   | VREG MM1572 2.7V | VR3100                  | CPU_AVDD_2V7 |
| CRITICAL | 3538087 | 1   | VREG MM1572 2.8V | VR3100                  | CPU_AVDD_2V8 |

MASTER: GILA  
LAST MODIFIED: JULY 9, 04

### CPU POWER AND BYPASS


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6482       | I    |
| SCALE               | SHT OF |                |      |
| NONE                | 31     |                | 103  |

PLACE ALL THESE PARTS VERY CLOSE TO U2900






| PART#    | QTY | DESCRIPTION        | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------|-------------------------|------------|
| 37650130 | 2   | ON SEMI FET        | Q3310, Q3320            | ON_SEMI    |
| 37680146 | 2   | ON SEMI FET        | Q3311, Q3321            | ON_SEMI    |
| 11482325 | 1   | RES, 232K, 1%, 402 | R3328                   | 4PHASE     |
| 11483325 | 1   | RES, 332K, 1%, 402 | R3328                   | 3PHASE     |

**CPU VREG**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 33 OF          | 103  |
| NONE                |      |                |      |



| PART#    | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION  |
|----------|-----|-------------|-------------------------|-------------|
| 37680130 | 1   | ON SEMI FET | Q3410                   | ON_SEMI     |
| 37680146 | 1   | ON SEMI FET | Q3411                   | ON_SEMI     |
| 37680130 | 1   | ON SEMI FET | Q3420                   | 4PHASE_ON   |
| 37680146 | 1   | ON SEMI FET | Q3421                   | 4PHASE_ON   |
| 37680204 | 1   | VISHAY FET  | Q3420                   | 4PHASE_VISH |
| 37680207 | 1   | VISHAY FET  | Q3421                   | 4PHASE_VISH |

# CPU VREG

## NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b> |
|                     | SCALE<br>NONE    | SHT<br><b>34</b> OF <b>103</b>    |                  |



**CPU VREG OUTPUT CAPS**

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|       |      |                |      |
|-------|------|----------------|------|
|       | SIZE | DRAWING NUMBER | REV. |
|       | D    | 051-6482       | I    |
| SCALE | SHT  | 35 OF 103      |      |
| NONE  |      |                |      |



THESE SIGNALS HAVE A MIN\_LINE\_WIDTH=10MIL AND MIN\_NECK\_WIDTH=8MIL

POWER MONITOR

NEEDED FOR FMAX

PLACE AT BOARD EDGE

PLACE CLOSE TO U2900



**CPU DIODE CONDITIONER**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b> |
|                     | SCALE<br>NONE    | SHEETS<br><b>36</b>               | OF<br><b>103</b> |






MASTER: GILA  
LAST MODIFIED: APR 12, 04

# U3LITE MEMORY

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6482       | I         |
| SCALE               |      | SHT            | 37 OF 103 |
| NONE                |      |                |           |



ALL R PACKS ARE 1/16W 5%

ELECTRICAL\_CONSTRAINT\_SET NET\_PHYSICAL\_TYPE NET\_SPACING\_TYPE DIFFERENTIAL\_PAIR

| Component Label   | Value | Constraint Set | Physical Type | Spacing Type | Differential Pair |
|-------------------|-------|----------------|---------------|--------------|-------------------|
| RAM_CLK_A_P_R     |       |                |               |              | RAM_CLK_A_R       |
| RAM_CLK_A_N_R     |       |                |               |              | RAM_CLK_A_R       |
| RAM_CLK_B_P_R     |       |                |               |              | RAM_CLK_B_R       |
| RAM_CLK_B_N_R     |       |                |               |              | RAM_CLK_B_R       |
| RAM_CLK_C_P_R     |       |                |               |              | RAM_CLK_C_R       |
| RAM_CLK_C_N_R     |       |                |               |              | RAM_CLK_C_R       |
| RAM_CLK_D_P_R     |       |                |               |              | RAM_CLK_D_R       |
| RAM_CLK_D_N_R     |       |                |               |              | RAM_CLK_D_R       |
| RAM_CLK_E_P_R     |       |                |               |              | RAM_CLK_E_R       |
| RAM_CLK_E_N_R     |       |                |               |              | RAM_CLK_E_R       |
| RAM_CLK_F_P_R     |       |                |               |              | RAM_CLK_F_R       |
| RAM_CLK_F_N_R     |       |                |               |              | RAM_CLK_F_R       |
| RAM_CLK_A_P       |       | RAM_CLK0       |               |              | RAM_CLK_A         |
| RAM_CLK_A_N       |       | RAM_CLK0       |               |              | RAM_CLK_A         |
| RAM_CLK_B_P       |       | RAM_CLK0       |               |              | RAM_CLK_B         |
| RAM_CLK_B_N       |       | RAM_CLK0       |               |              | RAM_CLK_B         |
| RAM_CLK_C_P       |       | RAM_CLK0       |               |              | RAM_CLK_C         |
| RAM_CLK_C_N       |       | RAM_CLK0       |               |              | RAM_CLK_C         |
| RAM_CLK_D_P       |       | RAM_CLK1       |               |              | RAM_CLK_D         |
| RAM_CLK_D_N       |       | RAM_CLK1       |               |              | RAM_CLK_D         |
| RAM_CLK_E_P       |       | RAM_CLK1       |               |              | RAM_CLK_E         |
| RAM_CLK_E_N       |       | RAM_CLK1       |               |              | RAM_CLK_E         |
| RAM_CLK_F_P       |       | RAM_CLK1       |               |              | RAM_CLK_F         |
| RAM_CLK_F_N       |       | RAM_CLK1       |               |              | RAM_CLK_F         |
| RAM_CKE_R<1..0>   |       |                |               |              | RAM_CAD           |
| RAM_CKE_R<5..4>   |       |                |               |              | RAM_CAD           |
| RAM_CKE<0>        |       | RAM_CKECS0     |               |              | RAM_CAD           |
| RAM_CKE<1>        |       | RAM_CKECS0     |               |              | RAM_CAD           |
| RAM_CKE<4>        |       | RAM_CKECS1     |               |              | RAM_CAD           |
| RAM_CKE<5>        |       | RAM_CKECS1     |               |              | RAM_CAD           |
| RAM_CS_L_R<1..0>  |       |                |               |              | RAM_CAD           |
| RAM_CS_L_R<9..8>  |       |                |               |              | RAM_CAD           |
| RAM_CS_L<0>       |       | RAM_CKECS0     |               |              | RAM_CAD           |
| RAM_CS_L<1>       |       | RAM_CKECS0     |               |              | RAM_CAD           |
| RAM_CS_L<8>       |       | RAM_CKECS1     |               |              | RAM_CAD           |
| RAM_CS_L<9>       |       | RAM_CKECS1     |               |              | RAM_CAD           |
| RAM_DQS_R<15..0>  |       |                |               |              | RAM_CAD           |
| RAM_DQ_R<127..0>  |       |                |               |              | RAM_CAD           |
| RAM_DQS<0>        |       | RAM_DQS0       |               |              | RAM_CAD           |
| RAM_DQS<7..0>     |       | RAM_DQS0       |               |              | RAM_CAD           |
| RAM_DQS<1>        |       | RAM_DQS1       |               |              | RAM_CAD           |
| RAM_DQS<15..8>    |       | RAM_DQS1       |               |              | RAM_CAD           |
| RAM_DQS<2>        |       | RAM_DQS2       |               |              | RAM_CAD           |
| RAM_DQS<23..16>   |       | RAM_DQS2       |               |              | RAM_CAD           |
| RAM_DQS<3>        |       | RAM_DQS3       |               |              | RAM_CAD           |
| RAM_DQS<31..24>   |       | RAM_DQS3       |               |              | RAM_CAD           |
| RAM_DQS<4>        |       | RAM_DQS4       |               |              | RAM_CAD           |
| RAM_DQS<39..32>   |       | RAM_DQS4       |               |              | RAM_CAD           |
| RAM_DQS<5>        |       | RAM_DQS5       |               |              | RAM_CAD           |
| RAM_DQS<47..40>   |       | RAM_DQS5       |               |              | RAM_CAD           |
| RAM_DQS<6>        |       | RAM_DQS6       |               |              | RAM_CAD           |
| RAM_DQS<55..48>   |       | RAM_DQS6       |               |              | RAM_CAD           |
| RAM_DQS<7>        |       | RAM_DQS7       |               |              | RAM_CAD           |
| RAM_DQS<63..56>   |       | RAM_DQS7       |               |              | RAM_CAD           |
| RAM_DQS<8>        |       | RAM_DQS8       |               |              | RAM_CAD           |
| RAM_DQS<71..64>   |       | RAM_DQS8       |               |              | RAM_CAD           |
| RAM_DQS<9>        |       | RAM_DQS9       |               |              | RAM_CAD           |
| RAM_DQS<79..72>   |       | RAM_DQS9       |               |              | RAM_CAD           |
| RAM_DQS<10>       |       | RAM_DQS10      |               |              | RAM_CAD           |
| RAM_DQS<87..80>   |       | RAM_DQS10      |               |              | RAM_CAD           |
| RAM_DQS<11>       |       | RAM_DQS11      |               |              | RAM_CAD           |
| RAM_DQS<95..88>   |       | RAM_DQS11      |               |              | RAM_CAD           |
| RAM_DQS<12>       |       | RAM_DQS12      |               |              | RAM_CAD           |
| RAM_DQS<103..96>  |       | RAM_DQS12      |               |              | RAM_CAD           |
| RAM_DQS<13>       |       | RAM_DQS13      |               |              | RAM_CAD           |
| RAM_DQS<111..104> |       | RAM_DQS13      |               |              | RAM_CAD           |
| RAM_DQS<14>       |       | RAM_DQS14      |               |              | RAM_CAD           |
| RAM_DQS<119..112> |       | RAM_DQS14      |               |              | RAM_CAD           |
| RAM_DQS<15>       |       | RAM_DQS15      |               |              | RAM_CAD           |
| RAM_DQS<127..120> |       | RAM_DQS15      |               |              | RAM_CAD           |
| RAM_A_R<13..0>    |       |                |               |              | RAM_CAD           |
| RAM_BA_R<1..0>    |       |                |               |              | RAM_CAD           |
| RAM_RAS_L_R       |       |                |               |              | RAM_CAD           |
| RAM_CAS_L_R       |       |                |               |              | RAM_CAD           |
| RAM_WE_L_R        |       |                |               |              | RAM_CAD           |
| RAM_A<13..0>      |       | RAM_A_CTL      |               |              | RAM_CAD           |
| RAM_BA<1..0>      |       | RAM_A_CTL      |               |              | RAM_CAD           |
| RAM_RAS_L         |       | RAM_A_CTL      |               |              | RAM_CAD           |
| RAM_CAS_L         |       | RAM_A_CTL      |               |              | RAM_CAD           |
| RAM_WE_L          |       | RAM_A_CTL      |               |              | RAM_CAD           |


RAM\_CLK PRIMARY SPACING SET BASED ON DIFF IMPEDANCE  
 RAM\_CLK LINE-LINE SPACING SET TO 15MIL  
 TOTAL LENGTH TOLERANCE = 20PS = 2.82MM  
 RAM\_CAD SPACING IS 10MIL

# SERIES TERM

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b> |
|                     | SCALE<br>NONE    | SHT<br><b>38</b> OF <b>103</b>    |                  |



| PART#    | QTY | DESCRIPTION                  | REFERENCE DESIGNATOR(S) | BOM OPTION  |
|----------|-----|------------------------------|-------------------------|-------------|
| 516-0086 | 2   | CONN,DDR DIMM 30 DEG         | J4000,J4001             | 17_INCH_LCD |
| 516-0087 | 2   | CONN,DDR DIMM REVERSE 30 DEG | J4000,J4001             | 20_INCH_LCD |

**DIMMS**


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|       |                   |                  |          |
|-------|-------------------|------------------|----------|
|       | DRAWING NUMBER    |                  | REV.     |
|       | <b>D 051-6482</b> |                  | <b>I</b> |
| SCALE |                   | SHEET            |          |
| NONE  |                   | <b>40 OF 103</b> |          |


CRITICAL  
 CRITICAL  
 V'S ADJACENT TO V'S OR G'S  
 G'S ADJACENT TO G'S OR V'S  
 FORBIDDEN



**PARALLEL TERM**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b> |
|                     | SCALE<br>NONE    | SHEET<br><b>44</b> OF <b>103</b>  |                  |




# PARALLEL TERM

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b> |
|                     | SCALE<br>NONE    | SHEET<br><b>45</b> OF <b>103</b>  |                  |

ONLY STUFF ONE VTT VREG




MEM TERM VREGS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 46 OF          | 103  |
| NONE                |      |                |      |



| ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|-------------------|------------------|-------------------|
| AGP_CBE<1..0>             | AGP_AD_0          | AGP_DATA         |                   |
| AGP_CBE<3..2>             | AGP_AD_1          | AGP_DATA         |                   |
| AGP_SB_STBF               | AGP_SB_STBS       | AGP_STROBE       | AGP_SB_STR        |
| AGP_SB_STBS               | AGP_SB_STBS       | AGP_STROBE       | AGP_SB_STR        |
| AGP_AD_STBF<0>            | AGP_AD_STR_0      | AGP_STROBE       | AGP_AD_STR0       |
| AGP_AD_STBS<0>            | AGP_AD_STR_0      | AGP_STROBE       | AGP_AD_STR0       |
| AGP_AD_STBF<1>            | AGP_AD_STR_1      | AGP_STROBE       | AGP_AD_STR1       |
| AGP_AD_STBS<1>            | AGP_AD_STR_1      | AGP_STROBE       | AGP_AD_STR1       |
| AGP_DBI_LO                | AGP_AD_1          | AGP_DATA         |                   |
| AGP_DBI_HI                | AGP_AD_1          | AGP_DATA         |                   |
| AGP_AD<15..0>             | AGP_AD_0          | AGP_DATA         |                   |
| AGP_AD<31..16>            | AGP_AD_1          | AGP_DATA         |                   |
| AGP_SBA_L<7..0>           | AGP_SBA           | AGP_DATA         |                   |

DBI\_HI IS NOT A STROBE BUT SHARES THE SAME TOPOLOGY AS A STROBE

**LEVEL SHIFTER FOR U3LITE**  
 AGP BUSY AND STOP ARE NOT USED IN ALL DESIGNS



**U3LITE AGP**





NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 48 OF 103      |      |
| NONE                |      |                |      |


MASTER: GILA  
 LAST MODIFIED: APR 12, 04

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 338S0176 | 1   | IC,NV18B,GRAPHIC CTRL,C1 | U4900                   | NV18B      |
| 338S0175 | 1   | IC,NV34,GRAPHIC CTRL,B1  | U4900                   | NV34       |

**U3LITE AGP I/O REFERENCE**  
(PLACE CLOSE TO GPU AGP BALLS)



DOES HOOP UP AGP\_BUSY\_L & STOP\_AGP\_L TO 3.3V OR 1.5V?



| AGP AD<0>  | AJ28 | PCIAD0  |
|------------|------|---------|
| AGP AD<1>  | AK28 | PCIAD1  |
| AGP AD<2>  | AH27 | PCIAD2  |
| AGP AD<3>  | AK27 | PCIAD3  |
| AGP AD<4>  | AJ27 | PCIAD4  |
| AGP AD<5>  | AH26 | PCIAD5  |
| AGP AD<6>  | AJ26 | PCIAD6  |
| AGP AD<7>  | AH25 | PCIAD7  |
| AGP AD<8>  | AH23 | PCIAD8  |
| AGP AD<9>  | AJ23 | PCIAD9  |
| AGP AD<10> | AH22 | PCIAD10 |
| AGP AD<11> | AJ22 | PCIAD11 |
| AGP AD<12> | AJ21 | PCIAD12 |
| AGP AD<13> | AK21 | PCIAD13 |
| AGP AD<14> | AH20 | PCIAD14 |
| AGP AD<15> | AJ20 | PCIAD15 |
| AGP AD<16> | AG26 | PCIAD16 |
| AGP AD<17> | AE24 | PCIAD17 |
| AGP AD<18> | AG25 | PCIAD18 |
| AGP AD<19> | AG24 | PCIAD19 |
| AGP AD<20> | AF24 | PCIAD20 |
| AGP AD<21> | AG23 | PCIAD21 |
| AGP AD<22> | AE22 | PCIAD22 |
| AGP AD<23> | AF22 | PCIAD23 |
| AGP AD<24> | AE21 | PCIAD24 |
| AGP AD<25> | AG20 | PCIAD25 |
| AGP AD<26> | AG19 | PCIAD26 |
| AGP AD<27> | AF19 | PCIAD27 |
| AGP AD<28> | AE19 | PCIAD28 |
| AGP AD<29> | AF18 | PCIAD29 |
| AGP AD<30> | AG18 | PCIAD30 |
| AGP AD<31> | AE18 | PCIAD31 |

| AGP CBE<0> | AJ24 | PCIC0/BE0* | C0*/BE0 |
|------------|------|------------|---------|
| AGP CBE<1> | AH19 | PCIC1/BE1* | C1*/BE1 |
| AGP CBE<2> | AF25 | PCIC2/BE2* | C2*/BE2 |
| AGP CBE<3> | AG22 | PCIC3/BE3* | C3*/BE3 |






| AGP CLK66M GPU   | AG12 | PCICLK     | CLK    |
|------------------|------|------------|--------|
| AGP NV PCIIRST L | AF15 | PCIRST*    | RST*   |
| AGP GNT          | AE15 | PCIGNT*    | GNT    |
| AGP REQ          | AF13 | PCIREQ*    | REQ    |
| AGP FRAME        | AK16 | PCIFRAME*  | FRAME  |
| AGP IRDY         | AG16 | PCIRDY*    | IRDY   |
| AGP TRDY         | AJ17 | PCITRDY*   | TRDY   |
| AGP DEVSEL       | AJ16 | PCIDEVSEL* | DEVSEL |
| AGP STOP         | AH17 | PCISTOP*   | STOP   |
| AGP PAR          | AK18 | PCIPAR     | PAR    |

| AGP INT L     | AG15 | PCIINTA*    | INTA   |
|---------------|------|-------------|--------|
| TP GPU INTB L | AE10 | NC PCIINTB* | INTB   |
| AGP RBF       | AG14 | AGPRBF*     | RBF    |
| AGP WBF       | AG17 | AGPWBF*     | WBF    |
| AGP DBI HI    | AJ18 | AGPDBI*     | DBI_HI |
| AGP DBI LO    | AJ19 | <RESRVD>    | DBI_LO |
| AGP ST<0>     | AG13 | AGPST0      | ST0    |
| AGP ST<1>     | AE16 | AGPST1      | ST1    |
| AGP ST<2>     | AE13 | AGPST2      | ST2    |

| AGP AD STBF<0> | AK24 | AGPADSTBF0  | ADSTBF0 |
|----------------|------|-------------|---------|
| AGP AD STBS<0> | AJ25 | AGPADSTBS0* | ADSTBS0 |
| AGP AD STBF<1> | AG21 | AGPADSTBF1  | ADSTBF1 |
| AGP AD STBS<1> | AF21 | AGPADSTBS1* | ADSTBS1 |
| AGP SB STBF    | AK13 | AGPSBSTBF   | SBSTBF  |
| AGP SB STBS    | AJ13 | AGPSBSTBS*  | SBSTBS  |

| AGP SBA L<0> | AJ11 | AGPSBA0 | SBA0* |
|--------------|------|---------|-------|
| AGP SBA L<1> | AH11 | AGPSBA1 | SBA1* |
| AGP SBA L<2> | AJ12 | AGPSBA2 | SBA2* |
| AGP SBA L<3> | AH12 | AGPSBA3 | SBA3* |
| AGP SBA L<4> | AJ14 | AGPSBA4 | SBA4* |
| AGP SBA L<5> | AH14 | AGPSBA5 | SBA5* |
| AGP SBA L<6> | AJ15 | AGPSBA6 | SBA6* |
| AGP SBA L<7> | AH15 | AGPSBA7 | SBA7* |

| GPU MBDT L | AF16 | <RESRVD> | MBDET*  |
|------------|------|----------|---------|
| AGP_BUSY_L | AF12 | AGPBUSY* | BUSY*   |
| STOP_AGP_L | AG11 | AGPSTOP* | STOP*   |
| GPU_VREF   | AK29 | AGPVREF  | AGPVREF |



FROM Q27 PAGE 24

**NVIDIA AGP**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6482       | I    |
| SCALE | SHT            | OF   |
| NONE  | 49             | 103  |




BOUNDARY SCAN AVAILABLE ONLY ON NV3X SERIES




# GPU VCORE VREG

| PPVCORE_GPU | PART#    | QTY | DESCRIPTION                 | REFERENCE DESIGNATOR(S) | BOM OPTION |
|-------------|----------|-----|-----------------------------|-------------------------|------------|
| 1.60VDC     | 11482803 | 1   | RES,2.8K OHM,1/16W,1%,0402  | R5003                   | NV18B      |
| 1.40VDC     | 11481213 | 1   | RES,1.21K OHM,1/16W,1%,0402 | R5003                   | NV34       |




**NOTE:**  
 SET OUTPUT=1.60V FOR NV18B  
 SET OUTPUT=1.40V FOR NV34  
 IRU3037CS VREF=1.25VDC  
 $VOUT=VREF*(R5004+R5005)/R5005=1.60(OR\ 1.40)\ VDC$   
 PEAK CURRENT OF TOTAL RAILS  
 7.2A WITH NV34

# GPU VTT VREG



# AGP 1.5V VREG



**NOTE:**  
 SET OUTPUT=1.5V  
 SC4215 VREF=0.8VDC  
 $VOUT=VREF*(R5015+R5017)/R5017=1.5\ VDC$   
 PEAK CURRENT OF TOTAL RAILS  
 0.95A


NOTE:CONNECT VR5001 PIN 9 TO GND PLANE.

## GRAPHICS VREGS

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6482       | I    |
| SCALE               | SHT OF |                |      |
| NONE                | 50 OF  |                | 103  |



NOTE:  
330OHM HI SWING  
RESISTOR MAY NEED TO BE  
HIGHER

PLL NOISE SHOULD BE LESS THAN 100MV PEAK-TO-PEAK

PLACE TMSD RESISTORS ON OPPOSITE SIDE TO TMSD  
RESISTORS ON PAGE 25

**EXTERNAL TMSD TRANSMITTER**

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Mon Dec 13 20:02:16 2004  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6482       | I         |
| SCALE               | NONE | SHT OF         | 51 OF 103 |

UNDEFINED RESET CONFIGURATION STRAPS

8 7 6 5 4 3 2 1

H  
G  
F  
E  
D  
C  
B  
A

H  
G  
F  
E  
D  
C  
B  
A



**NVIDIA FRAME BUFFER**  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | E    | 051-6482       | ??   |
| SCALE               | SHT  | OF             |      |
| NONE                | 52   | 103            |      |

8

7

6

5



4

3





2

1

PLACE R'S CLOSE TO MEMORY



PLACE R'S CLOSE TO GPU



D

D

C

C


B

B

A

A

PLACE THESE R CLOSE TO SGRAM



PLACE THESE R CLOSE TO SGRAM



FROM Q27 PAGE 26

# FB TERMINATION

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6482       | I         |
| SCALE               | NONE | SHT OF         | 53 OF 103 |

8

7

6


5

4



3

2


1



EVENLY PLACE 0.1UF CAP & 0.01UF CAPS



DDR SDRAM A VREF



SGRAM0 & SGRAM1 MEMORY SUPPORT

| PART NUMBER | QTY | DESCRIPTION               | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------|---------------|----------|------------|
| 33380251    | 2   | SDRAM, 4MX32, DDR, 300MHZ | U5400, U5401  | CRITICAL | SAMSUNG    |
| 33380252    | 2   | SDRAM, 4MX32, DDR, 300MHZ | U5400, U5401  | CRITICAL | HYNIX      |

GPU DDR SDRAM A








NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|               |                                   |                                   |                     |
|---------------|-----------------------------------|-----------------------------------|---------------------|
| SCALE<br>NONE | SIZE<br><b>D</b>                  | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b>    |
|               | SHEETS<br><b>54</b> OF <b>103</b> |                                   | APPLE COMPUTER INC. |


8 7 6 5 4 3 2 1

D C B A



DDR SDRAM B VREF

EVENLY PLACE 0.1UF CAP & 0.01 UF CAPS



SGRAM0 & SGRAM1 MEMORY SUPPORT

| PART NUMBER | QTY | DESCRIPTION               | REFERENCE DES | CRITICAL | BOM OPTION        |
|-------------|-----|---------------------------|---------------|----------|-------------------|
| 33380251    | 2   | SDRAM, 4MX32, DDR, 300MHZ | U5500, U5501  | CRITICAL | GPU128BIT_SAMSUNG |
| 33380252    | 2   | SDRAM, 4MX32, DDR, 300MHZ | U5500, U5501  | CRITICAL | GPU128BIT_HYNIX   |

GPU DDR SDRAM B

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |            |                |      |
|---------------------|------------|----------------|------|
| APPLE COMPUTER INC. | SIZE       | DRAWING NUMBER | REV. |
|                     | D          | 051-6482       | I    |
|                     | SCALE NONE | SHT 55 OF 103  |      |

8 7 6 5 4 3 2 1

D

D





(8) FRAME BUFFER MEMORY SPEED  
[5..0] = [NV11\_HSYNC, NV11\_VSYNC, GPU\_STRAP<3>, GPU\_STRAP<2>, DVOD3, DVOD2]

| PART NUMBER                            | QTY | DESCRIPTION          | REFERENCE DES | CRITICAL | BOM OPTION    |
|--|-----|----------------------|---------------|----------|---------------|
| <b>110111 = 270MHZ SAMSUNG (NV18B)</b> |     |                      |               |          |               |
| 116S1104                               | 2   | RES,10K-OHM,1/16W,5% | R5625,R5623   |          | 270MHZ_SAM_18 |
| 116S1104                               | 1   | RES,10K-OHM,1/16W,5% | R5644         |          | 270MHZ_SAM_18 |
| 116S1103                               | 1   | RES,1K-OHM,1/16W,5%  | R5628         |          | 270MHZ_SAM_18 |
| <b>110011 = 270MHZ HYNIX (NV18B)</b>   |     |                      |               |          |               |
| 116S1104                               | 2   | RES,10K-OHM,1/16W,5% | R5625,R5644   |          | 270MHZ_HYN_18 |
| 116S1103                               | 2   | RES,1K-OHM,1/16W,5%  | R5628,R5627   |          | 270MHZ_HYN_18 |
| <b>111101 = 270MHZ SAMSUNG (NV34)</b>  |     |                      |               |          |               |
| 116S1104                               | 2   | RES,10K-OHM,1/16W,5% | R5625,R5624   |          | 270MHZ_SAM_34 |
| 116S1104                               | 1   | RES,10K-OHM,1/16W,5% | R5623         |          | 270MHZ_SAM_34 |
| 116S1103                               | 1   | RES,1K-OHM,1/16W,5%  | R5647         |          | 270MHZ_SAM_34 |
| <b>111100 = 270MHZ HYNIX (NV34)</b>    |     |                      |               |          |               |
| 116S1104                               | 2   | RES,10K-OHM,1/16W,5% | R5624,R5623   |          | 270MHZ_HYN_34 |
| 116S1103                               | 2   | RES,1K-OHM,1/16W,5%  | R5630,R5647   |          | 270MHZ_HYN_34 |

C

C



(1) ROM TYPE (OVERRIDDEN IF STRAP1 = 0)  
[1..0] = [ROMA15,ROMA14]  
00 = PARALLEL  
01 = SERIAL AT25F  
10 = SERIAL SST45VF  
\* 11 = SERIAL FUTURE



FAST WRITE SUPPORT  
0=ENABLE  
1=DISABLE

(9) SUB-VENDOR  
[0] = [GPU\_STRAP<1>]  
\* 0 = SYSTEM BIOS (VENDOR & SUBSYSTEM ID=0X0000)  
1 = ADAPTER CARD VGA BIOS (VENDOR & SUBSYSTEM ID=0X54-0X57)

(10) PCI ADDRESS BUS  
[0] = [GPU\_STRAP<0>]  
0 = REVERSED  
\* 1 = NORMAL

B

B



(2) CRYSTAL FREQUENCY SELECT  
[1..0] = [VIPD6,VIPD2]  
00 = 13.5MHZ  
01 = 14.38MHZ  
\* 10 = 27MHZ  
11 = (UNDEFINED)

(4) USER DEFINED STRAPS  
[3..0] = [VIPHAD1,VIPHAD0,VIPD1,VIPD0]  
THESE BITS ARE UNDEFINED BUT THEY MUST BE KEPT LOW DURING RESET

(3) PCI DEVICE ID  
[3..0] = [DVODHSYNC, VIPD3, VIPD5, VIPD4]  
0010 = 0X112 GEFORCE2 GO  
0011 = 0X113 QUADRO2 GO  
0100 = 0X114 NV17M  
0000 = 0X110 GEFORCE2GO MX (NV11B)  
\* 1001 = 0X111 NV18B,NV31,NV34

(7) TV MODE  
[1..0] = [ANALOG\_HSYNC\*,ANALOG\_VSYNC\*]  
00 = SECAM  
01 = NTSC  
10 = PAL  
11 = DISABLED  
(THESE RESISTORS ARE ALL NOSTUFF)

A

A


**NVIDIA STRAPS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6482       | I         |
| SCALE               | NONE | SHT OF         | 56 OF 103 |



**DAC & CLOCKS**


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b> |
| SCALE<br>NONE       | SHEET<br>57      | OF<br>103                         |                  |





GPU TMSD SWING


| PART#    | QTY | DESCRIPTION                | REFERENCE DESIGNATOR(S) | BOM OPTION  |
|----------|-----|----------------------------|-------------------------|-------------|
| 11481003 | 1   | RES,1K OHM,1%,1/16W,0402   | R5807                   | 17_INCH_LCD |
| 11481503 | 1   | RES,1.5K OHM,1%,1/16W,0402 | R5807                   | 20_INCH_LCD |

DVI AND STRAPS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b> |
|                     | SCALE<br>NONE    | SHT<br><b>58</b>                  | OF<br><b>103</b> |



| PART#    | QTY | DESCRIPTION                | REFERENCE DESIGNATOR(S) | BOH OPTION  |
|----------|-----|----------------------------|-------------------------|-------------|
| 116S1104 | 1   | RES,10K OHM,1/16W,5%,0402  | R5913                   | 17_INCH_LCD |
| 116S1105 | 1   | RES,100K OHM,1/16W,5%,0402 | R5913                   | 20_INCH_LCD |
| 11381332 | 1   | RES,330 OHM,1/16W,5%,0603  | R5912                   | 17_INCH_LCD |
| 11381123 | 1   | RES,1.2K OHM,1/16W,5%,0603 | R5912                   | 20_INCH_LCD |
| 376S0225 | 1   | XSTR,MOSFET,P-CH,0.020OHM  | Q5900                   | 20_INCH_LCD |
| 101S1000 | 1   | RES,0 OHM,1/10W,5%,0805    | L5900                   | 17_INCH_LCD |

**EXT VGA / TMD5 AND INVERTER**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE: D

DRAWING NUMBER: 051-6482

REV: I

SCALE: NONE

SHEET: 59 OF 103



| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| HT_NB_TO_SB_CLK_P         | HT_NB_TO_SB      | HT_NB_TO_SB_CLK   |
| HT_NB_TO_SB_CLK_N         | HT_NB_TO_SB      | HT_NB_TO_SB_CLK   |
| HT_NB_TO_SB_CTL_P         | HT_NB_TO_SB      | HT_NB_TO_SB_CTL   |
| HT_NB_TO_SB_CTL_N         | HT_NB_TO_SB      | HT_NB_TO_SB_CTL   |
| HT_NB_TO_SB_CAD_P<0>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD0  |
| HT_NB_TO_SB_CAD_P<1>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD1  |
| HT_NB_TO_SB_CAD_P<2>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD2  |
| HT_NB_TO_SB_CAD_P<3>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD3  |
| HT_NB_TO_SB_CAD_P<4>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD4  |
| HT_NB_TO_SB_CAD_P<5>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD5  |
| HT_NB_TO_SB_CAD_P<6>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD6  |
| HT_NB_TO_SB_CAD_P<7>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD7  |
| HT_NB_TO_SB_CAD_N<0>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD0  |
| HT_NB_TO_SB_CAD_N<1>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD1  |
| HT_NB_TO_SB_CAD_N<2>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD2  |
| HT_NB_TO_SB_CAD_N<3>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD3  |
| HT_NB_TO_SB_CAD_N<4>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD4  |
| HT_NB_TO_SB_CAD_N<5>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD5  |
| HT_NB_TO_SB_CAD_N<6>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD6  |
| HT_NB_TO_SB_CAD_N<7>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD7  |
| HT_SB_TO_NB_CLK_P         | HT_SB_TO_NB      | HT_SB_TO_NB_CLK   |
| HT_SB_TO_NB_CLK_N         | HT_SB_TO_NB      | HT_SB_TO_NB_CLK   |
| HT_SB_TO_NB_CTL_P         | HT_SB_TO_NB      | HT_SB_TO_NB_CTL   |
| HT_SB_TO_NB_CTL_N         | HT_SB_TO_NB      | HT_SB_TO_NB_CTL   |
| HT_SB_TO_NB_CAD_P<0>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD0  |
| HT_SB_TO_NB_CAD_P<1>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD1  |
| HT_SB_TO_NB_CAD_P<2>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD2  |
| HT_SB_TO_NB_CAD_P<3>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD3  |
| HT_SB_TO_NB_CAD_P<4>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD4  |
| HT_SB_TO_NB_CAD_P<5>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD5  |
| HT_SB_TO_NB_CAD_P<6>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD6  |
| HT_SB_TO_NB_CAD_P<7>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD7  |
| HT_SB_TO_NB_CAD_N<2>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD2  |
| HT_SB_TO_NB_CAD_N<3>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD3  |
| HT_SB_TO_NB_CAD_N<4>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD4  |
| HT_SB_TO_NB_CAD_N<5>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD5  |
| HT_SB_TO_NB_CAD_N<6>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD6  |
| HT_SB_TO_NB_CAD_N<7>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD7  |
| HT_PWROK                  | HT_PWROK         | HT_2V5            |
| HT_RESET_L                | HT_CTL           | HT_2V5            |
| HT_LDTSTOP_L              | HT_CTL           | HT_2V5            |
| HT_LDTREQ_L               | HT_CTL           | HT_2V5            |

HT\_NB\_TO\_SB HT\_SB\_TO\_NB  
 5 MIL SPACING FOR DIFF PAIR  
 10 MIL SPACING TO ANYTHING ELSE

HT\_2V5  
 4 MIL SPACING IN GROUP  
 8 MIL SPACING TO ANYTHING ELSE

LENGTH TOLERANCE CAN BE LOOSE  
 MATCHED GROUP CONSTRAINT IS TIGHT ENOUGH

MASTER: GILA  
 LAST MODIFIED: APR 12, 04

# U3LITE HT

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |               |                |      |
|---------------------|---------------|----------------|------|
| APPLE COMPUTER INC. | SIZE          | DRAWING NUMBER | REV. |
|                     | D             | 051-6482       | I    |
| SCALE               | SHT 60 OF 103 |                |      |
| NONE                |               |                |      |

# Page Notes

Power aliases required by this page:  
 - \_PP2V5\_PWRON\_HT  
 - \_PP1V2\_PWRON\_HT

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - SB\_HT\_200M  
 Stuffs resistor to select 200MHz HT I/F.



Master: Link

## Shasta HyperTransport

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6482       | I    |
| SCALE               | SHT OF |                |      |
| NONE                | 62 OF  |                | 103  |

8

7

6

5

4

3

2

1

D




D

SAME CONNECTORS & PINOUT AS

Q37 HYPERTRANSPORT BETWEEN GOLEM AND K2

C

C



B

B

A

A

MASTER: GILA  
LAST MODIFIED: APR 12, 04

### HT DEBUG CONN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | OF             |      |
| NONE                | 64   | 103            |      |

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B




B

A

A

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT  
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  |                | OF   |
| NONE                | 73   |                | 103  |

8

7

6

5

4

3

2

1

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |                 |               |
|---------------------------|------------------|-------------------|-----------------|---------------|
| PCI_AD                    |                  |                   | PCI_AD<31..28>  | 6 73 75 76 77 |
| PCI_AD27                  |                  |                   | PCI_AD<27>      | 6 73 75 76 77 |
| PCI_AD                    |                  |                   | PCI_AD<26..24>  | 6 73 75 76 77 |
| PCI_AD23                  |                  |                   | PCI_AD<23>      | 6 73 76 77    |
| PCI_AD22                  |                  |                   | PCI_AD<22>      | 6 73 76 77    |
| PCI_AD21                  |                  |                   | PCI_AD<21>      | 6 73 76 77    |
| PCI_AD20                  |                  |                   | PCI_AD<20>      | 6 73 75 76 77 |
| PCI_AD                    |                  |                   | PCI_AD<19..18>  | 6 73 75 76 77 |
| PCI_AD17                  |                  |                   | PCI_AD<17>      | 6 73 75 76 77 |
| PCI_AD                    |                  |                   | PCI_AD<16..0>   | 6 73 75 76 77 |
| PCI                       |                  |                   | PCI_CBE_L<3..0> | 6 73 76 77    |
| PCI                       |                  |                   | PCI_PAR         | 6 73 76 77    |
| PCI_CTT_L                 |                  |                   | PCI_DEVSEL_L    | 6 73 74 76 77 |
| PCI_CTT_L                 |                  |                   | PCI_FRAME_L     | 6 73 74 76 77 |
| PCI_CTT_L                 |                  |                   | PCI_IRDY_L      | 6 73 74 76 77 |
| PCI_CTT_L                 |                  |                   | PCI_TRDY_L      | 6 73 74 76 77 |
| PCI_CTT_L                 |                  |                   | PCI_STOP_L      | 6 73 74 76 77 |






### Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PCI  
 - \_PP3V3\_SB\_PCI (can be \_PP3V3\_PCI)  
 - \_PP3V3\_PWRON\_SB  
 - \_PP2V5\_PWRON\_SB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD11 - PCI0 (0x106B/0x0053)  
 AD11 - PCI1 (0x106B/0x0054)  
 AD11 - PCI2 (0x106B/0x0055)  
 AD23 - KeyLargo (0x106B/0x004F, PCI1)  
 AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)  
 AD29 - UATA 133 (0x106B/0x0050, PCI0 or 2)  
 AD30 - FireWire (0x106B/0x0052, PCI0 or 2)  
 AD31 - Ethernet (0x106B/0x0051, PCI0)



### Master: Link Shasta PCI Interface

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|       |                |           |
|-------|----------------|-----------|
| SIZE  | DRAWING NUMBER | REV.      |
| D     | 051-6482       | I         |
| SCALE | SHT            | 74 OF 103 |
| NONE  |                |           |


# Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PCI

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE\_x\_ITEM symbol to declare U7500 part number.



Master: Link

## BootROM

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_\_DRAWING\_\_

LAST\_MODIFIED=Mon Dec 13 20:02:34 2004

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | OF             |      |
| NONE                | 75   | 103            |      |



|                           |                  |                   |
|---------------------------|------------------|-------------------|
| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
| PCI_CLK_AIRPORT           | CLOCKS           |                   |

PCI\_CLK33M\_AIRPORT 8 76

# Page Notes


Power aliases required by this page:  
 - \_PP3V3\_PCI

Signal aliases required by this page:  
 - \_PCI\_CLK33M\_AIRPORT (33MHz PCI clock)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.



**AirPort Extreme**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6482       | I    |
| SCALE               | SHT OF |                |      |
| NONE                | 76 OF  |                | 103  |

|                           |                  |                   |
|---------------------------|------------------|-------------------|
| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
| PCI_CLK_USB2              | CLOCKS           | =PCI_CLK33M_USB2  |

# Page Notes


Power aliases required by this page:  
 - \_PPVIO\_PCI (to 3.3V or 5V)

Signal aliases required by this page:  
 - \_PCI\_CLK33M\_USB2 (33MHz PCI clock)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.



Master: Link

## USB 2.0 PCI Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | OF             |      |
| NONE                | 77   | 103            |      |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |               |
|---------------------------|------------------|-------------------|---------------|
| SATA_RXD1                 | SATA             | SATA_RXD1_C       | SATA_RXD_P1_C |
| SATA_RXD1                 | SATA             | SATA_RXD1_C       | SATA_RXD_N1_C |
| SATA_TXD1                 | SATA             | SATA_TXD1         | SATA_TXD_P1   |
| SATA_TXD1                 | SATA             | SATA_TXD1         | SATA_TXD_N1   |
| SATA_RXD2                 | SATA             | SATA_RXD2_C       | SATA_RXD_P2_C |
| SATA_RXD2                 | SATA             | SATA_RXD2_C       | SATA_RXD_N2_C |
| SATA_TXD2                 | SATA             | SATA_TXD2         | SATA_TXD_P2   |
| SATA_TXD2                 | SATA             | SATA_TXD2         | SATA_TXD_N2   |
| UATA_DD                   |                  | UATA_DD<15..8>    |               |
| UATA_DD7                  |                  | UATA_DD<7>        |               |
| UATA_DD                   |                  | UATA_DD<6..0>     |               |
| UATA_HOST                 |                  | UATA_DA<2..0>     |               |
| UATA_HOST                 |                  | UATA_CS0_L        |               |
| UATA_HOST                 |                  | UATA_CS1_L        |               |
| UATA_HOST                 |                  | UATA_HSTROBE      |               |
| UATA_HOST                 |                  | UATA_STOP         |               |
| UATA_HOST_R               |                  | UATA_DMACK_L      |               |
| UATA_HOST_R               |                  | UATA_RESET_L      |               |
| UATA_DEV_R_C              |                  | UATA_DSTROBE      |               |
| UATA_DEV_R                |                  | UATA_DMARQ        |               |
| UATA_DEV_R                |                  | UATA_INTRQ        |               |

### UATA Termination



### Page Notes

Power aliases required by this page:  
 - \_PP1V2\_PWRON\_DISK


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

**Net Spacing Type: SATA**

Line To Line: 15 mils  
 Length Tolerance: 50 mils  
 Primary Max Sep: 10 mils outer  
 Primary Max Sep: 9 mils inner  
 Secondary Max Sep: 100 mils  
 Secondary Length: 500 mils

NOTE: Target differential impedance for SATA data pairs is 100 ohms.



AC coupling required for any SATA pair used.  
 Recommend 0.1uF cap placed close to Shasta.  
 (Caps provided by device page)

Master: Link

### Shasta Disk

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  |                | OF   |
| NONE                | 80   |                | 103  |

|                        | ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|------------------------|---------------------------|-------------------|------------------|-------------------|
| 83 80 6 UATA_DD<15..8> | UATA_DD                   |                   |                  |                   |
| 83 80 6 UATA_DD<7>     | UATA_DD7                  |                   |                  |                   |
| 83 80 6 UATA_DD<6..0>  | UATA_DD                   |                   |                  |                   |
| 83 80 6 UATA_DA<2..0>  | UATA_HOST                 |                   |                  |                   |
| 83 80 6 UATA_CS0_L     | UATA_HOST                 |                   |                  |                   |
| 83 80 6 UATA_CS1_L     | UATA_HOST                 |                   |                  |                   |
| 83 80 6 UATA_HSTROBE   | UATA_HOST                 |                   |                  |                   |
| 83 80 6 UATA_STOP      | UATA_HOST                 |                   |                  |                   |
| 83 80 6 UATA_DMACK_L   | UATA_HOST_R               |                   |                  |                   |
| 83 80 6 UATA_RESET_L   | UATA_HOST_R               |                   |                  |                   |
| 83 80 6 UATA_DSTROBE   | UATA_DEV_R_C              |                   |                  |                   |
| 83 80 6 UATA_DMARQ     | UATA_DEV_R                |                   |                  |                   |
| 83 80 6 UATA_INTRO     | UATA_DEV_R                |                   |                  |                   |


SATA CONNECTORS



HD POWER



PATA CONNECTOR



DISK CONNECTORS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6482       | I         |
| SCALE               | NONE | SHT OF         | 83 OF 103 |


| ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |                            |
|---------------------------|-------------------|------------------|-------------------|----------------------------|
| ENET_RX_CLK               | ENET              | 10 MIL           |                   | ENET_CLK25M_TX 04 07       |
| ENET_RX_CLK               | ENET              | 10 MIL           |                   | ENET_CLK125M_RX 04 07      |
| ENET_GBE_REF              | ENET              | 15 MIL SPACING   |                   | ENET_CLK125M_GBE_REF 04 07 |
| ENET_TX_CLK               | ENET              | 15 MIL SPACING   |                   | ENET_CLK125M_GTX 04 07     |
|                           |                   | 15 MIL SPACING   |                   | ENET_CLK125M_GTX_R 04      |
| ENET_RX                   | ENET              |                  |                   | ENET_RXD<7..0> 04 07       |
| ENET_RX_CTL               | ENET              |                  |                   | ENET_RX_DV 04 07           |
| ENET_RX_CTL               | ENET              |                  |                   | ENET_RX_ER 04 07           |
| ENET_TX                   | ENET              |                  |                   | ENET_TXD<7..0> 04 07       |
| ENET_TX_CTL               | ENET              |                  |                   | ENET_TX_EN 04 07           |
| ENET_TX_CTL               | ENET              |                  |                   | ENET_TX_ER 04 07           |
| ENET_RX_CTL               | ENET              |                  |                   | ENET_CR_S 04 07            |
| ENET_RX_CTL               | ENET              |                  |                   | ENET_COL 04 07             |
| ENET_MDC                  | ENET              |                  |                   | ENET_MDC 04 07             |
| ENET_MDIO                 | ENET              |                  |                   | ENET_MDIO 04 07            |

### Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



Master: Link

### Shasta Ethernet

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               |      | SHT            | OF   |
| NONE                |      | 84             | 103  |

\_\_DRAWING\_\_

LAST\_MODIFIED=Mon Dec 13 18:49:50 2004




| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |                     |
|---------------------------|------------------|-------------------|---------------------|
| ENET_MDI_TX               | ENET             | ENET_MDI_TD       | ENET_TDP 87         |
| ENET_MDI_RX               | ENET             | ENET_MDI_RD       | ENET_RDN 87         |
| ENET_MDI_TX               | ENET             | ENET_MDI_TD       | ENET_TDN 87         |
| ENET_MDI_RX               | ENET             | ENET_MDI_RD       | ENET_RDP 87         |
| ENET_MDI_TX               | ENET             | ENET_MDI_TD       | ENET_TDP 87         |
| ENET_MDI_RX               | ENET             | ENET_MDI_RD       | ENET_RDN 87         |
| ENET_XTAL                 | 15 MIL SPACING   |                   | ENET_CLK25M_XIN 87  |
|                           | 15 MIL SPACING   |                   | ENET_CLK25M_XOUT 87 |

ETHERNET ROUTING PRIORITY:  
 1. DECOUPLING CAPS  
 2. TX TERMINATION - LOCATE NEAR PHY  
 3. RX TERMINATION - LOCATE NEAR PHY

ROUTE TO OVER 2.5V PLANE (BOTTOM LAYER) ONLY  
 ROUTE RD OVER GROUND PLANE (TOP LAYER) ONLY

ALL DIFFERENTIAL SIGNALS SHOULD BE CLOSE,  
 PARALLEL, MATCHED LENGTHS, WITH MINIMUM  
 VIA COUNT, AND SHORT IF POSSIBLE

CLEAR OUT ALL PLANES BETWEEN MIDDLE  
 OF TRANSFORMER AND CONNECTOR



**ETHERNET PHY**

NOTICE OF PROPRIETARY PROPERTY  
 LAST MODIFIED=Mon Dec 13 20:02:41 2004  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

KEEP ALL CAPS CLOSE TO TRANSCIEVER ON THIS PAGE

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6482       | I         |
| SCALE               | NONE | SHT OF         | 87 OF 103 |


| ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|-------------------|------------------|-------------------|
| FW                        | FW                |                  | FW_DATA<7..0>     |
| FW                        | FW                |                  | FW_CTL<1..0>      |
| FW_LPS                    | FW                |                  | FW_LPS            |
| FW_LREQ                   | FW                |                  | FW_LREQ           |
| FW_PINT                   | FW                |                  | FW_PINT           |
| FW_LCLK                   | FW                | 15 MIL SPACING   | FW_CLK98M_LCLK    |
| FW_PCLK                   | FW                | 15 MIL SPACING   | FW_CLK98M_PCLK    |
|                           |                   | 15 MIL SPACING   | FW_CLK98M_LCLK_R  |

### Page Notes

Power aliases required by this page:  
 - \_PP2V5\_PWRON\_SB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)




Master: Link

### Shasta FireWire

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  |                | OF   |
| NONE                | 88   |                | 103  |



|          | PORT POWER | PHY |
|----------|------------|-----|
| RAMP     | SLEEP OFF  | ON  |
| CHOICE A | SLEEP OFF  | ON  |
| CHOICE B | SLEEP OFF  | ON  |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| FW_TPA1                   | FW               | FW_TPA1           |
| FW_TPA1                   | FW               | FW_TPA1           |
| FW_TPB1                   | FW               | FW_TPB1           |
| FW_TPB1                   | FW               | FW_TPB1           |
| FW_TPA1                   | FW               | FW_TPA1           |
| FW_TPA1                   | FW               | FW_TPA1           |
| FW_TPB1                   | FW               | FW_TPB1           |
| FW_TPB1                   | FW               | FW_TPB1           |
| FW_TPA2                   | FW               | FW_TPA2           |
| FW_TPA2                   | FW               | FW_TPA2           |
| FW_TPB2                   | FW               | FW_TPB2           |
| FW_TPB2                   | FW               | FW_TPB2           |
| FW_TPA2                   | FW               | FW_TPA2           |
| FW_TPA2                   | FW               | FW_TPA2           |
| FW_TPB2                   | FW               | FW_TPB2           |
| FW_TPB2                   | FW               | FW_TPB2           |
| FW_XTAI                   | 15 MIL SPACING   | X_TAI_IN          |
|                           | 15 MIL SPACING   | X_TAI_OUT         |

| PART#    | QTY | DESCRIPTION       | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|-------------------|-------------------------|----------|------------|
| 338S0088 | 1   | FIREWIRE PHY 802A | U9000                   | CRITICAL |            |

**FIREWIRE PHY**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |           |                |      |
|---------------------|-----------|----------------|------|
| APPLE COMPUTER INC. | SIZE      | DRAWING NUMBER | REV. |
|                     | D         | 051-6482       | I    |
| SCALE               | SHT OF    |                |      |
| NONE                | 90 OF 103 |                |      |



NOTE: 49M, NOT 98M CLK FOR 1394-A NAMING KEPT FROM NEOBORG

|                |      |   |        |                  |
|----------------|------|---|--------|------------------|
| FW_LREQ        | 22.1 | 8 | RP9000 | FW_LREQ_R        |
| FW_CLK98M_PCLK | 22.1 | 2 | R9001  | FW_CLK98M_PCLK_R |
| FW_CTL<0>      | 22.2 | 7 | RP9000 | FW_CTL_R<0>      |
| FW_CTL<1>      | 22.3 | 6 | RP9000 | FW_CTL_R<1>      |
| FW_DATA<0>     | 22.4 | 5 | RP9001 | FW_DATA_R<0>     |
| FW_DATA<1>     | 22.1 | 8 | RP9001 | FW_DATA_R<1>     |
| FW_DATA<2>     | 22.2 | 7 | RP9001 | FW_DATA_R<2>     |
| FW_DATA<3>     | 22.3 | 6 | RP9001 | FW_DATA_R<3>     |
| FW_DATA<4>     | 22.4 | 5 | RP9001 | FW_DATA_R<4>     |
| FW_DATA<5>     | 22.1 | 8 | RP9002 | FW_DATA_R<5>     |
| FW_DATA<6>     | 22.2 | 7 | RP9002 | FW_DATA_R<6>     |
| FW_DATA<7>     | 22.3 | 6 | RP9002 | FW_DATA_R<7>     |



| ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |           |
|---------------------------|-------------------|------------------|-------------------|-----------|
| USB2_0                    | USB2              | USB2             | USB2_0            | USB2_P<0> |
| USB2_0                    | USB2              | USB2             | USB2_0            | USB2_N<0> |
| USB2_1                    | USB2              | USB2             | USB2_1            | USB2_P<1> |
| USB2_1                    | USB2              | USB2             | USB2_1            | USB2_N<1> |
| USB2_2                    | USB2              | USB2             | USB2_2            | USB2_P<2> |
| USB2_2                    | USB2              | USB2             | USB2_2            | USB2_N<2> |
| USB2_3                    | USB2              | USB2             | USB2_3            | USB2_P<3> |
| USB2_3                    | USB2              | USB2             | USB2_3            | USB2_N<3> |
| USB2_4                    | USB2              | USB2             | USB2_4            | USB2_P<4> |
| USB2_4                    | USB2              | USB2             | USB2_4            | USB2_N<4> |
| USB2_NEC_XTAL             | 15 MIL SPACING    |                  | NEC_CLK30M_XT1    |           |
|                           | 15 MIL SPACING    |                  | NEC_CLK30M_XT2    |           |
|                           | 15 MIL SPACING    |                  | NEC_CLK30M_XT2_R  |           |

### Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PWRON\_USB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

**Net Spacing Type: USB2**


Line To Line: 19.5 mils  
 Length Tolerance: 50 mils  
 Primary Max Sep: 7.5 mils  
 Secondary Max Sep: 100 mils  
 Secondary Length: 500 mils

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

### U2300 SHASTA

V1.0  
 BGA  
 (8 OF 8)  
 OMIT

|      |    |             |
|------|----|-------------|
| NC0  | P7 | TP_SB_NC_P7 |
| NC1  | P8 | TP_SB_NC_P8 |
| NC2  | R3 | TP_SB_NC_R3 |
| NC3  | R4 | TP_SB_NC_R4 |
| NC4  | R5 | TP_SB_NC_R5 |
| NC5  | R6 | TP_SB_NC_R6 |
| NC6  | R7 | TP_SB_NC_R7 |
| NC7  | R8 | TP_SB_NC_R8 |
| NC8  | T1 | TP_SB_NC_T1 |
| NC9  | T2 | TP_SB_NC_T2 |
| NC10 | T3 | TP_SB_NC_T3 |
| NC11 | T4 | TP_SB_NC_T4 |
| NC12 | T5 | TP_SB_NC_T5 |
| NC13 | T6 | TP_SB_NC_T6 |
| NC14 | T7 | TP_SB_NC_T7 |
| NC15 | T8 | TP_SB_NC_T8 |
| NC16 | U1 | TP_SB_NC_U1 |
| NC17 | U2 | TP_SB_NC_U2 |
| NC18 | U3 | TP_SB_NC_U3 |
| NC19 | U4 | TP_SB_NC_U4 |
| NC20 | U5 | TP_SB_NC_U5 |
| NC21 | U6 | TP_SB_NC_U6 |
| NC22 | V1 | TP_SB_NC_V1 |
| NC23 | V2 | TP_SB_NC_V2 |
| NC24 | V3 | TP_SB_NC_V3 |
| NC25 | V4 | TP_SB_NC_V4 |
| NC26 | W1 | TP_SB_NC_W1 |
| NC27 | W3 | TP_SB_NC_W3 |
| NC28 | Y1 | TP_SB_NC_Y1 |
| NC29 | Y3 | TP_SB_NC_Y3 |



### Master: Fizzy

## USB Host Interfaces

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| SIZE  | DRAWING NUMBER | REV. |
|-------|----------------|------|
| D     | 051-6482       | I    |
| SCALE | SHT            | OF   |
| NONE  | 91             | 103  |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| PROVIDED                  | USB2             | USB2_PORT1_F      |
| BY                        | USB2             | USB2_PORT1_N_F    |
| USB                       | USB2             | USB2_PORT2_F      |
| CONTROLLER                | USB2             | USB2_PORT2_N_F    |
|                           | USB2             | USB2_PORT3_F      |
|                           | USB2             | USB2_PORT3_N_F    |

### Page Notes

Power aliases required by this page:  
 - PP5V\_PWRON\_USB  
 - PP5V\_PWRON\_UDASH  
 - PP3V3\_PWRON\_UDASH  
 - PP3V3\_PWRON\_BT

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.

BOM options provided by this page:  
 (NONE)



NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

### neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

91 USB2\_PWREN<0> <ALIAS> TP USB2\_PWREN<0> MAKE\_BASE=TRUE  
 91 USB2\_PWREN<1> <ALIAS> TP USB2\_PWREN<1> MAKE\_BASE=TRUE  
 91 USB2\_PWREN<2> <ALIAS> TP USB2\_PWREN<2> MAKE\_BASE=TRUE  
 91 USB2\_PWREN<3> <ALIAS> TP USB2\_PWREN<3> MAKE\_BASE=TRUE  
 91 USB2\_PWREN<4> <ALIAS> TP USB2\_PWREN<4> MAKE\_BASE=TRUE

## External USB Ports



### USB Device Interfaces

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | OF             |      |
| NONE                | 92   | 103            |      |


# Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PWRON\_MODEM  
 Spec Load: 0.5 A active, 3 mA auxiliary


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)


## Q52 Modem Connector



## MicroDash Modem Connector



## RJ11 CONNECTOR



From Intel Mobile Audio/Modem  
 Daughter Card Specification  
 Rev 1.0, February 22, 1999

- |                      |                     |
|----------------------|---------------------|
| 1 - MONO_OUT/PC_BEEP | 2 - AUDIO_PWRON     |
| 3 - GND              | 4 - MONO_PHONE      |
| 5 - AUX_RIGHT        | 6 - RESERVED        |
| 7 - AUX_LEFT         | 8 - GND             |
| 9 - CD_GND           | 10 - 5Vmain         |
| 11 - CD_RIGHT        | 12 - RESERVED       |
| 13 - CD_LEFT         | 14 - RESERVED       |
| 15 - GND             | 16 - PRIMARY_DN     |
| 17 - 3.3Vaux         | 18 - 5Vd            |
| 19 - GND             | 20 - GND            |
| 21 - 3.3Vmain        | 22 - AC97_SYNC      |
| 23 - AC97_SDATA_OUT  | 24 - AC97_SDATA_INB |
| 25 - AC97_RESET#     | 26 - AC97_SDATA_INA |
| 27 - GND             | 28 - GND            |
| 29 - AC97_MSTRCLK    | 30 - AC97_BITCLK    |

## Modem Interface

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6482       | I    |
| SCALE               | SHT OF |                |      |
| NONE                | 94     |                | 103  |



**AUDIO: CODEC**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-6482</b> | REV.<br><b>I</b> |
|                     | SCALE<br>NONE    | SHT<br><b>95</b>                  | OF<br><b>103</b> |

8      7      6      5      4      3      2      1

D

D

C

C

B

B


A

A

8      7      6      5      4      3      2      1

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49




AUDIO: LINE INPUT AMP

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6482       | I    |
| SCALE               | SHT OF |                |      |
| NONE                | 96 OF  |                | 103  |

**LINE OUT LOW-PASS FILTER**  
 FC = 37 KHZ, HO = -1.4




**LINE OUT AMP**  
 APPLE P/N 353S0687



**AUDIO: LINE OUT AMP**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6482       | I    |
| SCALE               | SHT OF |                |      |
| NONE                | 98 OF  |                | 103  |



**AUDIO: SPEAKER AMP**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |         |
|---------------------|------|----------------|---------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.    |
|                     | D    | 051-6482       | I       |
| SCALE               | NONE |                | SHT OF  |
|                     |      |                | 100 103 |


### LINE IN JACK

APPLE P/N 514-0203





### SPEAKER CABLE CONNECTOR

APPLE P/N 518-0138




### LINE IN PLUG DETECT

AUDIO\_IN\_DET\_O\_L = LOW: PLUG INSERTED  
AUDIO\_IN\_DET\_O\_L = HIGH: PLUG NOT INSERTED




### LINE OUT PLUG DETECTS

AUDIO\_LO\_DET\_L = LOW: PLUG INSERTED  
AUDIO\_LO\_DET\_L = HIGH: PLUG NOT INSERTED  
AUDIO\_LO\_OPTICAL\_PLUG\_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED  
AUDIO\_LO\_OPTICAL\_PLUG\_L = HIGH: ANALOG AUDIO PLUG INSERTED



### LINE OUT JACK

APPLE P/N 514-0204



### AUDIO: Q45 CONNECTORS


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6482       | I    |
| SCALE               | SHT  | 101            | 103  |
| NONE                |      |                |      |




### 5V POWER SUPPLY FOR THE HEADPHONES/LINE OUT AMP




### 4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP




### AUDIO GROUND RETURNS



### MICROPHONE IMPEDANCE MATCHING CIRCUIT



### UNUSED GPIO TERMINATIONS



### AUDIO: Q45 POWER SUPPLIES

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |         |
|---------------------|------|----------------|---------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.    |
|                     | D    | 051-6482       | I       |
| SCALE               | NONE | SHT OF         | 102 103 |

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

S/PDIF TRANSMITTER  
 I2C ADDRESS = 0010 000X  
 APPLE P/N 353S0597



AUDIO: S/PDIF XMITTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |            |                |      |
|---------------------|------------|----------------|------|
| APPLE COMPUTER INC. | SIZE       | DRAWING NUMBER | REV. |
|                     | D          | 051-6482       | I    |
| SCALE               | SHT OF     |                |      |
| NONE                | 103 OF 103 |                |      |

8

7

6

5

4

3

2

1