

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
I		355571	PRODUCTION RELEASED	DATE	DATE
				12/13/04	?


SCHEMATIC, MLB, Q45B ("Amo II")

PAGE	PDF	CIRCUIT	BLOCK
1	1	TABLE OF CONTENTS	
2	2	SYSTEM BLOCK DIAGRAM	
3	3	POWER BLOCK DIAGRAM	
4	4	REVISION HISTORY	
5	5	TABLE ITEMS	
6	6	FUNC TEST	
7	7	POWER CONNECTOR / POWER ALIAS	
8	8	SIGNAL ALIAS	
9	9	2.5V VREG	
10	10	1.2V VREG	
11	11	3.3V/5V PWRON SWITCHING	
13*	12	SMU	
14	13	CPU LOGIC ANALYZER CONNECTOR	
16	14	FAN 1, 2 AND SYSTEM TEMP SENSOR	
17	15	FAN 3 AND HARD DRIVE TEMP SENSOR	
18	16	I2C CONNECTIONS	
21*	17	INDICATOR LED	
22	18	U3LITE CORE	
23	19	SHASTA CORE	
24	20	U3LITE MISC	
25*	21	SHASTA SERIAL	
26	22	PULSAR POWER	
27	23	PULSAR CLOCKS	
28	24	U3LITE APPLE PI	
29	25	NEO APPLE PI	
30	26	CPU STRAPS	
31	27	NEO POWER & BYPASS	
32	28	CPU BYPASS	
33	29	CPU VREG	
34	30	CPU VREG	
35	31	CPU VREG OUTPUT CAPS	
36	32	CPU DIODE CONDITIONER	
37	33	U3LITE MEMORY	
38	34	SERIES TERMINATION	
40	35	DIMMS	
44	36	PARALLEL TERMINATION	
45	37	PARALLEL TERMINATION	
46	38	VTT VREG	
48	39	U3LITE AGP	
49	40	GPU AGP	
50	41	GRAPHICS VREGS (GPU CORE & 1.5V)	

PAGE	PDF	CIRCUIT	BLOCK
51	42	EXTERNAL TMDS TRANSMITTER	
52	43	GPU FRAME BUFFER	
53	44	FRAME BUFFER TERMINATION	
54	45	GRAPHICS DDR SDRAM A	
55	46	GRAPHICS DDR SDRAM B	
56	47	GPU STRAPS	
57	48	GPU DAC & CLOCKS	
58	49	GPU DVI & STRAPS	
59	50	EXT VGA & TMDS	
60	51	U3LITE HYPERTRANSPORT	
62*	52	SHASTA HYPERTRANSPORT	
64	53	HYPERTRANSPORT LA CONNECTORS	
73	54	PCI SERIES TERMINATION	
74*	55	SHASTA PCI	
75*	56	BOOT ROM	
76	57	AIRPORT EXTREME	
77*	58	USB2 PCI	
80*	59	SHASTA DISK	
83	60	DISK CONNECTORS	
84*	61	SHASTA ETHERNET	
87	62	ETHERNET PHY & CONNECTORS	
88*	63	SHASTA FIREWIRE	
90	64	FIREWIRE A PHY & CONNECTORS	
91*	65	USB HOST INTERFACE	
92	66	USB DEVICE INTERFACE	
94	67	MODEM CONNECTOR	
95*	68	PCM3052 AUDIO CODEC	
96*	69	LINE IN AMP	
98*	70	LINE OUT AMP	
100*	71	SPEAKER AMP	
101*	72	AUDIO CONNECTORS	
102*	73	AUDIO POWER SUPPLIES	
103*	74	S/PDIF TRANSMITTER	

* PAGES WHERE MASTER PAGE IS IN A DIFFERENT SCHEMATIC

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____		DRAPPER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____		ENG APPD	MFG APPD		
X.XXX : _____		QA APPD	DESIGNER		
ANGLES : _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		DRAWING NUMBER	
		SIZE D		SCH, MLB, Q45B	
				051-6599	
				REV. I	
				SHT 1 OF 103	



8

7

6

5

4

3

2

1

PROCESSORS

QUALIFIED

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
WAVE3 337S2968	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,10S,DD3,1.6G,85C,ARA	1.6GHZ	1.25V	42W	?	U2900	CPU_DD30_1_6GHZ
WAVE3 337S2969	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,10S,DD3,1.8G,85C,BPA	1.8GHZ	1.20V	42W	?	U2900	CPU_DD30_1_8GHZ

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	VOLTAGE
WAVE3 337S2994	337S2968	CPU_DD30_1_6GHZ	U2900	IC,GPUL,DD3,1.6G,APA	1.20V
WAVE5 337S2995	337S2968	CPU_DD30_1_6GHZ	U2900	IC,GPUL,DD3,1.6G,APL	1.20V
WAVE5 337S2980	337S2968	CPU_DD30_1_6GHZ	U2900	IC,GPUL,DD3,1.6G,ARL	1.25V
WAVE5 HP 337S2997	337S2968	CPU_DD30_1_6GHZ	U2900	IC,GPUL,DD3,1.6G,ANA	1.20V
WAVE3 337S2970	337S2969	CPU_DD30_1_8GHZ	U2900	IC,GPUL,DD3,1.8G,BRA	1.25V
WAVE5 337S2981	337S2969	CPU_DD30_1_8GHZ	U2900	IC,GPUL,DD3,1.8G,BPL	1.20V
WAVE5 337S2982	337S2969	CPU_DD30_1_8GHZ	U2900	IC,GPUL,DD3,1.8G,BRL	1.25V
WAVE5 HP 337S2998	337S2969	CPU_DD30_1_8GHZ	U2900	IC,GPUL,DD3,1.8G,BNA	1.20V

NOT QUALIFIED

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
337S2865	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,10S,DD2.11,1.8GHZ,85C	1.8GHZ	1.45V	45W	?	U2900	CPU_DD211_1_8GHZ
337S2866	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,10S,DD2.11,2.0GHZ,85C	2.0GHZ	1.45V	45W	?	U2900	CPU_DD211_2_0GHZ
337S2787	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,10S,REV3,2.0G,85C,CJA	2.0GHZ	1.25V	45W	?	U2900	CPU_DD30_2_0GHZ

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0284	1	IC,U3LITE,V1.1,300MM,PBGA	U3	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
343S0282	343S0284		U3	U3L,V1.1,200MM,PBGA
343S0321	343S0284		U3	U3L,NEW LAM,200MM
343S0320	343S0284		U3	U3L,NEW LAM,300MM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0283	1	IC,ASIC,SHASTA,V1.1,PBGA	U2300	

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VPP1	
820-1540	1	PCB,FAB,MLB	MLB1	
825-6447	1	BARCODE LABEL, MLB, Q45	LBL1	
051-6482	1	PCB,SCHEM,MLB	SCH1	
341T1366	1	IC,FLASH,1MX8,3.3V,90NS	U7500	
341T1395	1	PURCH ASSY, SMU BIG	U1300	
CRITICAL 603-6015	1	HEAT SINK ASSEMBLY 17 IN	MECH17	17_INCH_LCD
CRITICAL 603-6016	1	HEAT SINK ASSEMBLY 20 IN	MECH20	20_INCH_LCD

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0119	378S0114	LED700	LED702,LED5900	KINGBRIGHT LED

TABLE ITEMS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6599	I
SCALE	SHT	OF
NONE	5	103

8

7

6

5

4

3

2

1

	8	7	6	5	4	3	2	1
D	<pre> NO_TEST=YES TP_BUF_RST 57 NO_TEST=YES TP_DFPCLK 57 NO_TEST=YES TP_DFPCLK_L 58 NO_TEST=YES TP_DFPD0 58 NO_TEST=YES TP_DFPD1 58 NO_TEST=YES TP_DFPD2 58 NO_TEST=YES TP_DFPD3 58 NO_TEST=YES TP_DFPD5 58 NO_TEST=YES TP_DFPD6 58 NO_TEST=YES TP_EXT_TMDS_CKM 58 NO_TEST=YES TP_EXT_TMDS_CKP 58 NO_TEST=YES TP_EXT_TMDS_D0M 58 NO_TEST=YES TP_EXT_TMDS_D0P 58 NO_TEST=YES TP_EXT_TMDS_D1M 58 NO_TEST=YES TP_EXT_TMDS_D1P 58 NO_TEST=YES TP_EXT_TMDS_D2M 58 NO_TEST=YES TP_EXT_TMDS_D2P 58 NO_TEST=YES TP_FBBCS1_L 52 NO_TEST=YES TP_GPU_INTB_L 49 NO_TEST=YES TP_GPU_THERMA 58 NO_TEST=YES TP_GPU_THERMC 58 NO_TEST=YES TP_IPF1VREF 58 NO_TEST=YES TP_NVAGE_TDO 49 </pre>	<pre> NO_TEST=YES TP_RAM_CKE_R<3> 8 NO_TEST=YES TP_RAM_CKE_R<6> 8 NO_TEST=YES TP_RAM_CKE_R<7> 8 NO_TEST=YES TP_RAM_CS_L_R<10> 8 NO_TEST=YES TP_RAM_CS_L_R<11> 8 NO_TEST=YES TP_RAM_CS_L_R<2> 8 NO_TEST=YES TP_RAM_CS_L_R<3> 8 NO_TEST=YES TP_RAM_MUXEN0 8 NO_TEST=YES TP_RAM_MUXEN4 8 NO_TEST=YES TP_NB_FM_SLEEP0 24 NO_TEST=YES TP_J4000_SJRESET_L 40 NO_TEST=YES TP_J4001_SJRESET_L 40 NO_TEST=YES TP_CMP_SPARE 8 NO_TEST=YES TP_ENET_TXD<6> 87 NO_TEST=YES U2100_UNUSED 21 NO_TEST=YES PLS_CLK_66M_0_R 27 NO_TEST=YES PLS_CLK_66M_1_R 27 </pre>	<pre> FW_VP_PORT1 FUNC_TEST=YES FW_TPO1P FUNC_TEST=YES FW_TPO1N FUNC_TEST=YES FW_TPI1P FUNC_TEST=YES FW_TPI1N FUNC_TEST=YES FW_VP_PORT2 FUNC_TEST=YES FW_TPO2P FUNC_TEST=YES FW_TPO2N FUNC_TEST=YES FW_TPI2P FUNC_TEST=YES FW_TPI2N FUNC_TEST=YES FW_VGND FUNC_TEST=YES PCI_AD<31..0> FUNC_TEST=TRUE PCI_CBE_L<3..0> FUNC_TEST=TRUE PCI_CLK33M_AIRPORT FUNC_TEST=YES PCI_SLOTA_REQ_L FUNC_TEST=YES PCI_SLOTA_GNT_L FUNC_TEST=YES PCI_SLOTA_INT_L FUNC_TEST=YES PCI_RESET_L FUNC_TEST=YES PCI_FRAME_L FUNC_TEST=YES PCI_TRDY_L FUNC_TEST=YES PCI_TRDY_I FUNC_TEST=YES PCI_STOP_L FUNC_TEST=YES PCI_DEVSEL_L FUNC_TEST=YES PCI_PAR FUNC_TEST=YES PCI_SLOTA_IDSEL FUNC_TEST=YES ROM_CS_L FUNC_TEST=YES ROM_OE_L FUNC_TEST=YES ROM_WE_L FUNC_TEST=YES ROM_ONBOARD_CS_L FUNC_TEST=YES AIRPORT_CLKRUN_L_PD FUNC_TEST=YES USB_BT_N FUNC_TEST=YES USB_BT_P FUNC_TEST=YES USB2_PORT1_N_F FUNC_TEST=YES USB2_PORT1_P_F FUNC_TEST=YES USB2_PORT2_N_F FUNC_TEST=YES USB2_PORT2_P_F FUNC_TEST=YES USB2_PORT3_N_F FUNC_TEST=YES USB2_PORT3_P_F FUNC_TEST=YES PP5V_USB2_PORT1_F FUNC_TEST=YES PP5V_USB2_PORT2_F FUNC_TEST=YES PP5V_USB2_PORT3_F FUNC_TEST=YES I2S1_DEV_TO_SB_DTI 2 TEST POINTS FUNC_TEST=YES I2S1_SYNC 2 TEST POINTS FUNC_TEST=YES I2S1_BITCLK 2 TEST POINTS FUNC_TEST=YES I2S1_MCLK 2 TEST POINTS FUNC_TEST=YES I2S1_SB_TO_DEV_DTO 2 TEST POINTS FUNC_TEST=YES I2S1_RESET_L 2 TEST POINTS FUNC_TEST=YES MODEM_RING2SYS_L 2 TEST POINTS FUNC_TEST=YES I2C_UDASH_SDA FUNC_TEST=YES I2C_UDASH_SCL FUNC_TEST=YES USB_UDASH_N FUNC_TEST=YES USB_UDASH_P FUNC_TEST=YES UDASH_SDOWN FUNC_TEST=YES UDASH_RESET_L FUNC_TEST=YES UDASH_I2C_AI_PU FUNC_TEST=YES PPVCC_TMDS FUNC_TEST=YES PP3V3_DDC FUNC_TEST=YES TDOM FUNC_TEST=YES TD0P FUNC_TEST=YES TD1M FUNC_TEST=YES TD1P FUNC_TEST=YES TD2M FUNC_TEST=YES TD2P FUNC_TEST=YES TCKM FUNC_TEST=YES TCKP FUNC_TEST=YES TMDS_DDC_DAT FUNC_TEST=YES TMDS_DDC_CLK FUNC_TEST=YES GND_CHASSIS_TMDS FUNC_TEST=YES FILT_ANALOG_RED FUNC_TEST=YES FILT_ANALOG_GRN FUNC_TEST=YES FILT_ANALOG_BLU FUNC_TEST=YES ANALOG_HSYNC_L FUNC_TEST=YES ANALOG_VSYNC_L FUNC_TEST=YES VGA_IIC_CLK FUNC_TEST=YES VGA_IIC_DAT FUNC_TEST=YES MON_DETECT FUNC_TEST=YES DDC_VCC_5 FUNC_TEST=YES PP24V_INV FUNC_TEST=YES GND_20_INV FUNC_TEST=YES INV_20_LCD_PWM FUNC_TEST=YES INV_20_CUR_HI_F FUNC_TEST=YES PP12V_INV FUNC_TEST=YES GND_17_INV FUNC_TEST=YES PP5V_AGP_RL FUNC_TEST=YES INV_17_LCD_PWM_F FUNC_TEST=YES LAMP_STS_F FUNC_TEST=YES INV_17_CUR_HI_F FUNC_TEST=YES CPU_VID_R<5..0> FUNC_TEST=TRUE KPVDD2_FMAX FUNC_TEST=YES KPGND2_FMAX FUNC_TEST=YES TDIODE_POS_FMAX FUNC_TEST=YES TDIODE_NEG_FMAX FUNC_TEST=YES CORE_ISNS_M FUNC_TEST=YES CORE_ISNS_P FUNC_TEST=YES </pre>	<pre> PP12V_RUN 10 TEST POINTS FUNC_TEST=YES PP5V_ALL 5 TEST POINTS FUNC_TEST=YES PP5V_RUN 5 TEST POINTS FUNC_TEST=YES PP3V3_RUN 5 TEST POINTS FUNC_TEST=YES PP24V_RUN 5 TEST POINTS FUNC_TEST=YES =PP5V_DISK 5 TEST POINTS FUNC_TEST=YES =PP12V_DISK 5 TEST POINTS FUNC_TEST=YES GND 12 TEST POINTS FUNC_TEST=YES PP2V5_RUN FUNC_TEST=YES PP1V5_RUN FUNC_TEST=YES PP5V_PWRON FUNC_TEST=YES PP3V3_PWRON FUNC_TEST=YES PP1V2_PWRON FUNC_TEST=YES PPVCORE_PWRON_SB FUNC_TEST=YES =PP3V3_ALL_SMU FUNC_TEST=TRUE =PP5V_RUN_CPU FUNC_TEST=YES PPVCORE_NB FUNC_TEST=YES PPVCORE_CPU FUNC_TEST=YES PP12V_CPU FUNC_TEST=YES VCORE_SENSE_GND FUNC_TEST=YES VCORE_SENSE_VOUT FUNC_TEST=YES SMU_MANUAL_RESET_L 2 TEST POINTS FUNC_TEST=YES SYS_POWER_BUTTON_L 2 TEST POINTS FUNC_TEST=YES POWER_BUTTON_L FUNC_TEST=YES RESET_BUTTON_L FUNC_TEST=YES SMU_RESET_L FUNC_TEST=YES SYS_POWERUP_L FUNC_TEST=YES SYS_SLEEP FUNC_TEST=YES SYS_POWERFAIL_L FUNC_TEST=YES EXT_POWER_BUTTON_L FUNC_TEST=TRUE U900_FEEDBACK FUNC_TEST=YES U2200_FEEDBACK FUNC_TEST=YES ANALOG_RED FUNC_TEST=YES ANALOG_GRN FUNC_TEST=YES ANALOG_BLU FUNC_TEST=YES AUDIO_LI_DETECT_L FUNC_TEST=TRUE AUDIO_IO_DET_L FUNC_TEST=YES ROM_WP_L FUNC_TEST=YES UATA_DD<15..0> FUNC_TEST=TRUE UATA_DA<2..0> FUNC_TEST=TRUE UATA_CS0_L FUNC_TEST=YES UATA_CS1_L FUNC_TEST=YES UATA_RESET_L FUNC_TEST=YES UATA_DSTROBE_R FUNC_TEST=YES UATA_HSTROBE FUNC_TEST=YES UATA_STOP FUNC_TEST=YES UATA_DMARQ_R FUNC_TEST=YES UATA_DMACQ_L FUNC_TEST=YES UATA_INTRO_R FUNC_TEST=YES UATA_IOC16_PU FUNC_TEST=YES UATA_CSEL_PD FUNC_TEST=YES TDIODE_NEG FUNC_TEST=YES TP_AIRPORT_PME_L FUNC_TEST=YES TP_AIRPORT_RF_DISABLE FUNC_TEST=YES </pre>	D			
C	<pre> NO_TEST=YES TP_TMDS_TXD3M 58 NO_TEST=YES TP_TMDS_TXD3P 58 NO_TEST=YES TP_TMDS_TXD7M 58 NO_TEST=YES TP_TMDS_TXD7P 58 NO_TEST=YES TP_VIPCLK 57 NO_TEST=YES TP_FRWLPS 57 NO_TEST=YES TP_AGP_MB_AGP8X_DET_L 48 NO_TEST=YES TP_ATTENTION 29 NO_TEST=YES TP_ENET_CLK125M_GTX 87 NO_TEST=YES TP_ENET_TXD<7> 87 NO_TEST=YES TP_ENET_TXD<4> 87 NO_TEST=YES TP_ENET_TXD<5> 87 NO_TEST=YES TP_FW_CLK98M_LCLK 90 NO_TEST=YES TP_AFN 29 NO_TEST=YES TP_PSR01 29 NO_TEST=YES TP_PSR02 29 NO_TEST=YES TP_PSYNCOOT 29 NO_TEST=YES TP_USB2_PWREN<2> 92 NO_TEST=YES TP_USB2_PWREN<3> 92 NO_TEST=YES TP_USB2_PWREN<4> 92 NO_TEST=YES TP_NEC_AMC 77 NO_TEST=YES TP_NEC_NANDTEST 77 NO_TEST=YES TP_NEC_NTST1 77 NO_TEST=YES TP_NEC_SMC 77 NO_TEST=YES TP_NEC_SMI_L 77 NO_TEST=YES TP_NEC_SRCCLK 77 NO_TEST=YES TP_NEC_SRDATA 77 NO_TEST=YES TP_NEC_SRM0D 77 NO_TEST=YES TP_NEC_TEB 77 NO_TEST=YES TP_NEC_TEST 77 NO_TEST=YES TP_PLS_CLK_66M_0 27 NO_TEST=YES TP_PLS_CLK_66M_1 27 NO_TEST=YES TP_PLS_REF_CML 27 NO_TEST=YES TP_PLS_TEST1 27 NO_TEST=YES TP_PLS_TEST2 27 NO_TEST=YES TP_PLS_TEST3 27 NO_TEST=YES TP_SB_FSTEST 25 NO_TEST=YES TP_SB_PLTEST 25 NO_TEST=YES TP_VREF_CG 48 NO_TEST=YES TP_SB_NC_P7 91 NO_TEST=YES TP_SB_NC_P8 91 NO_TEST=YES TP_SB_NC_R3 91 NO_TEST=YES TP_SB_NC_R4 91 NO_TEST=YES TP_SB_NC_R5 91 NO_TEST=YES TP_SB_NC_R6 91 NO_TEST=YES TP_SB_NC_R7 91 NO_TEST=YES TP_SB_NC_R8 91 NO_TEST=YES TP_SB_NC_T1 91 NO_TEST=YES TP_SB_NC_T2 91 NO_TEST=YES TP_SB_NC_T3 91 NO_TEST=YES TP_SB_NC_T4 91 NO_TEST=YES TP_SB_NC_T5 91 NO_TEST=YES TP_SB_NC_T6 91 NO_TEST=YES TP_SB_NC_T7 91 NO_TEST=YES TP_SB_NC_T8 91 NO_TEST=YES TP_SB_NC_U1 91 NO_TEST=YES TP_SB_NC_U2 91 NO_TEST=YES TP_SB_NC_U3 91 NO_TEST=YES TP_SB_NC_U4 91 NO_TEST=YES TP_SB_NC_U5 91 NO_TEST=YES TP_SB_NC_U6 91 NO_TEST=YES TP_SB_NC_V1 91 NO_TEST=YES TP_SB_NC_V2 91 NO_TEST=YES TP_SB_NC_V3 91 NO_TEST=YES TP_SB_NC_V4 91 NO_TEST=YES TP_SB_NC_W1 91 NO_TEST=YES TP_SB_NC_W3 91 NO_TEST=YES TP_SB_NC_Y1 91 NO_TEST=YES TP_SB_NC_Y3 91 NO_TEST=YES TP_SATA_CLK25M 27 NO_TEST=YES TP_ENET_TCK 87 NO_TEST=YES TP_USB2_PWREN<0> 92 NO_TEST=YES TP_USB2_PWREN<1> 92 NO_TEST=YES TP_DUMMY_A 24 NO_TEST=YES TP_DUMMY_B 24 NO_TEST=YES TP_RAM_CKE_R<2> 8 </pre>	<pre> GENZ SHOULD USE J1400 FOR THE FOLLOWING NETS: NO_TEST=TRUE EI_CPU_TO_NB_AD<0..43> 14 28 29 NO_TEST=YES EI_CPU_TO_NB_CLK_N 14 28 29 NO_TEST=YES EI_CPU_TO_NB_CLK_P 14 28 29 NO_TEST=TRUE EI_CPU_TO_NB_SR_N<0..1> 14 28 29 NO_TEST=TRUE EI_CPU_TO_NB_SR_P<0..1> 14 28 29 NO_TEST=TRUE EI_NB_TO_CPU_AD<0..43> 14 28 29 NO_TEST=YES EI_NB_TO_CPU_CLK_N 14 28 29 NO_TEST=YES EI_NB_TO_CPU_CLK_P 14 28 29 NO_TEST=TRUE EI_NB_TO_CPU_SR_N<0..1> 14 28 29 NO_TEST=TRUE EI_NB_TO_CPU_SR_P<0..1> 14 28 29 NO_TEST=YES CHKSTOP_L 8 14 29 NO_TEST=YES CPU_HRESET_L 14 29 30 NO_TEST=YES CPU_INT_L 14 29 30 NO_TEST=YES CPU1_HTBEN 14 NO_TEST=YES EI_CPU1_CLK_N 14 27 NO_TEST=YES EI_CPU1_CLK_P 14 27 NO_TEST=YES EI_QACK_L 14 28 29 NO_TEST=YES EI_QREQ_L 14 28 29 30 NO_TEST=YES EI_SE 14 28 29 30 NO_TEST=YES I2C_SMU_A_SCL_OUT_L 13 14 18 NO_TEST=YES I2C_SMU_A_SDA_OUT_L 13 14 18 NO_TEST=YES MCP_L 8 14 29 NO_TEST=YES RI_L 14 29 30 NO_TEST=YES SYNCENABLE 14 29 30 NO_TEST=YES TP_PROC_TRIGGER_OUT 14 29 NO_TEST=YES EI_CPU1_SYNC 14 27 </pre>	<pre> USB2_PORT1_N_F FUNC_TEST=YES USB2_PORT1_P_F FUNC_TEST=YES USB2_PORT2_N_F FUNC_TEST=YES USB2_PORT2_P_F FUNC_TEST=YES USB2_PORT3_N_F FUNC_TEST=YES USB2_PORT3_P_F FUNC_TEST=YES PP5V_USB2_PORT1_F FUNC_TEST=YES PP5V_USB2_PORT2_F FUNC_TEST=YES PP5V_USB2_PORT3_F FUNC_TEST=YES I2S1_DEV_TO_SB_DTI 2 TEST POINTS FUNC_TEST=YES I2S1_SYNC 2 TEST POINTS FUNC_TEST=YES I2S1_BITCLK 2 TEST POINTS FUNC_TEST=YES I2S1_MCLK 2 TEST POINTS FUNC_TEST=YES I2S1_SB_TO_DEV_DTO 2 TEST POINTS FUNC_TEST=YES I2S1_RESET_L 2 TEST POINTS FUNC_TEST=YES MODEM_RING2SYS_L 2 TEST POINTS FUNC_TEST=YES I2C_UDASH_SDA FUNC_TEST=YES I2C_UDASH_SCL FUNC_TEST=YES USB_UDASH_N FUNC_TEST=YES USB_UDASH_P FUNC_TEST=YES UDASH_SDOWN FUNC_TEST=YES UDASH_RESET_L FUNC_TEST=YES UDASH_I2C_AI_PU FUNC_TEST=YES PPVCC_TMDS FUNC_TEST=YES PP3V3_DDC FUNC_TEST=YES TDOM FUNC_TEST=YES TD0P FUNC_TEST=YES TD1M FUNC_TEST=YES TD1P FUNC_TEST=YES TD2M FUNC_TEST=YES TD2P FUNC_TEST=YES TCKM FUNC_TEST=YES TCKP FUNC_TEST=YES TMDS_DDC_DAT FUNC_TEST=YES TMDS_DDC_CLK FUNC_TEST=YES GND_CHASSIS_TMDS FUNC_TEST=YES FILT_ANALOG_RED FUNC_TEST=YES FILT_ANALOG_GRN FUNC_TEST=YES FILT_ANALOG_BLU FUNC_TEST=YES ANALOG_HSYNC_L FUNC_TEST=YES ANALOG_VSYNC_L FUNC_TEST=YES VGA_IIC_CLK FUNC_TEST=YES VGA_IIC_DAT FUNC_TEST=YES MON_DETECT FUNC_TEST=YES DDC_VCC_5 FUNC_TEST=YES PP24V_INV FUNC_TEST=YES GND_20_INV FUNC_TEST=YES INV_20_LCD_PWM FUNC_TEST=YES INV_20_CUR_HI_F FUNC_TEST=YES PP12V_INV FUNC_TEST=YES GND_17_INV FUNC_TEST=YES PP5V_AGP_RL FUNC_TEST=YES INV_17_LCD_PWM_F FUNC_TEST=YES LAMP_STS_F FUNC_TEST=YES INV_17_CUR_HI_F FUNC_TEST=YES CPU_VID_R<5..0> FUNC_TEST=TRUE KPVDD2_FMAX FUNC_TEST=YES KPGND2_FMAX FUNC_TEST=YES TDIODE_POS_FMAX FUNC_TEST=YES TDIODE_NEG_FMAX FUNC_TEST=YES CORE_ISNS_M FUNC_TEST=YES CORE_ISNS_P FUNC_TEST=YES </pre>	C				
B								
A								

FUNC TEST











NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6599	I
SCALE	SHT	OF
NONE	6	103



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
516S0249	516S0248		SW703	POWER SWITCH - SUYIN

SUYIN WILL NOT BE USED FOR INITIAL RAMP



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6599	I
SCALE	SHT	7 OF	103
NONE			

D

D

C


C

B


B

A

A




SHASTA CORE VOLTAGE REGULATOR




NOTE:
 SET OUTPUT=1.2V
 IRU3037ACS VREF=0.8VDC
 $V_{OUT} = V_{REF} * (R_{1003} + R_{1005}) / R_{1005} = 1.206VDC$
 PEAK CURRENT OF TOTAL RAILS
 5.96A

PP1V2_PWRON FET SWITCH
 PEAK CURRENT 0.6A




PP1V2_RUN FET SWITCH
 PEAK CURRENT 4.43A



1.2V VREG

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	10 OF	103
NONE			



5V & 3.3V VREGS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	11 OF	103
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_CLK10M_XTAL	15 MIL SPACING	SMU_CLK10M_XIN
	15 MIL SPACING	SMU_CLK10M_XOUT
	15 MIL SPACING	SMU_CLK10M_XOUT_R
RTC_CLK32K_XTAL	15 MIL SPACING	RTC_CLK32K_X1
	15 MIL SPACING	RTC_CLK32K_X2

Page Notes

Power aliases required by this page:
 - PP3V3_ALL_SMU
 - PP3V3_ALL_RTC
 - PP3V3_PWRON_SMU
 - PPVREF_SMU (SMU AVCC or 2.5V reference)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.


NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.


System Management Unit



Real Time Clock



SMU Pull-ups / pull-down




Alternate Functions

Portable			Consumer			Tower & Server		
Port			Port			Port		
13	FAN_RPM3	0.4	ALSO OUT	13	FAN_TACH3	2.5	SYS_LED_RED	21
13	FAN_RPM4	0.5	ALS1 OUT	13	FAN_TACH4	2.6	SYS_LED_GREEN	21
13	FAN_RPM5	0.6	ALS_GAIN_BOOST	13	FAN_TACH5	2.7	SYS_LED_BLUE	21
13	SYS_POWERFAIL_L	1.5	SMU_ACIN	13	SMU_CHARGE_BATT	3.6	DIAG_LED	8
13	SYS_DRIVE_BAY_INT_L	1.6	SMU_BATT_DET_L	13	CPU_VID<0>	6.0	FAN_TACH6	21
13	SYS_DOOR_AJAR_L	1.7	SYS_LID_OPEN	13	CPU_VID<1>	6.1	FAN_TACH7	21
13	FAN_PWM8	7.6	SYS_KBDLED	13	CPU_VID<2>	6.2	FAN_TACH8	21
				13	I2C_SMU_CPU_SDA_IN	7.2	FAN_PWM6	21
				13	I2C_SMU_CPU_SCL_IN	7.4	FAN_PWM7	21

System Management Unit

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	13	OF 103
NONE			




CPU LOGIC ANALYZER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	14 OF 103	
NONE			


FAN 1 - Q37 STYLE CPU FAN CONTROL CIRCUIT




OPTICAL TEMP SENSOR



POWER SUPPLY TEMP SENSOR



FAN 2 - Q37 STYLE CPU FAN CONTROL CIRCUIT




FAN 1, 2 & SYSTEM TEMP


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	OF	REV.
NONE	16	103	

FAN 3 - Q37 STYLE SYSTEM FAN CONTROL CIRCUIT




REMOTE HARD DRIVE TEMP SENSOR



FAN 3 & HD TEMP

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	OF	REV.
NONE	17	103	



I2C A BUS

I2C B BUS

I2C C BUS

I2C D & E BUS

I2C SB BUS

I2C CONNECTIONS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

STANDARD CONFIGURATION: SMU IS MASTER OF BUS E WITH RTC AS SLAVE; U3LITE 'B' AND SMU 'D' ARE NOT USED
 TO IMPROVE LATENCY WITH RGB LED - U3LITE 'B' AND SMU 'E' CAN MAKE AN I2C 'E' BUS
 SMU 'D' AND RTC CAN MAKE AN I2C 'D' BUS

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	18 OF 103	
NONE			

8

7

6

5


4

3

2

1

NOTE:
 SET OUTPUT=1.5VDC FOR U3LITE CORE
 IRU3037CS VREF=1.25VDC
 $V_{OUT}=V_{REF} * (R_{2203}+R_{2205}) / R_{2205}=1.53VDC$
 7.73A OF PEAK CURRENT DRAW ON PCORE_NB



U3LITE CORE POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT		OF
NONE	22		103

8

7

6

5

4

3

2

1


Page Notes

Power aliases required by this page:
 - _PPPCI164_PWRON_SB (to 5V or 3.3V)
 - _PPPCI32_PWRON_SB (to 5V or 3.3V)
 - _PP3V3_PWRON_SB
 - _PP2V5_PWRON_SB
 - _PPVCORE_PWRON_SB (1.2V)
 NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. Connect _PPPCI32_PWRON_SB to appropriate PCI bus voltage and _PPPCI164_PWRON_SB to same if 64-bit PCI, otherwise 3.3V.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Power Sequencing:
 Must power Shasta VCore rail before any other Shasta supplies.



Master: Link

Shasta Core Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT		OF
NONE	23		103

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A



MASTER: GILA
LAST MODIFIED: JUNE 10, 04

U3LITE MISC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	24 OF 103	
NONE			

8

7

6

5

4

3

2







1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB DTI
I2S0_TO_DEV		I2S0_SB_TO_DEV DTO
I2S0_TO_DEV	AUDIO	I2S0_MCLK
I2S0_BIDIR		I2S0_BITCLK
I2S0_BIDIR		I2S0_SYNC
I2S1_TO_SB		I2S1_DEV_TO_SB DTI
I2S1_TO_DEV		I2S1_SB_TO_DEV DTO
I2S1_TO_DEV	10 MIL SPACING	I2S1_MCLK
I2S1_BIDIR		I2S1_BITCLK
I2S1_BIDIR		I2S1_SYNC
I2S2_TO_SB		I2S2_DEV_TO_SB DTI
I2S2_TO_DEV		I2S2_SB_TO_DEV DTO
I2S2_TO_DEV	10 MIL SPACING	I2S2_MCLK
I2S2_BIDIR		I2S2_BITCLK
I2S2_BIDIR		I2S2_SYNC
SB_CLK18M_XTAL	15 MIL SPACING	SB_CLK18M_XTALI
SB_CLK18M_XTAL	15 MIL SPACING	SB_CLK18M_XTALO
SB_CLK18M_XTAL	15 MIL SPACING	SB_CLK18M_XTALO_R
SB_CLK25M_ATA	15 MIL SPACING	SB_CLK25M_ATA



Page Notes

- Power aliases required by this page:
- PP3V3_PCI
 - PP3V3_PWRON_SB
 - PP2V5_PWRON_SB
 - PP1V2_PWRON_SB
- Signal aliases required by this page: (NONE)
- BOM options provided by this page:
- PCI_64BIT
 - Configures Shasta for 64-bit PCI
 - NOTE: XGC required for Shasta GPIOs
 - MPIC_NB/MPIC_SB
 - Selects whether NorthBridge or SouthBridge MPIC will be used for interrupt controller.

NorthBridge / SouthBridge MPIC Routing




AUDIO GPIOs
NOTE: It is the responsibility of the audio circuit to provide the necessary pull-ups & pull-downs.



Shasta Serial / Misc

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6482	I
SCALE	SHT	25 OF 103
NONE		



402 CAPS NOT NEEDED
IF 603 CAN BE PLACED CLOSE TO PULSAR

PINS G12, M12, H3, K1, L5, M9, A11, A9
A8, C5, B4, K10, H12 J11, M11, A1
CAN BE TURNED OFF IN SLEEP


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
359S0076	1	PULSAR, FBGA	U2600	

MASTER: GILA
LAST MODIFIED: APR 09, 04

PULSAR POWER

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	NONE	SHT	26 OF 103



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
29 27	EI_CPU_CLK_P	EI_CPU_CLK	CLOCKS	EI_CPU_CLK
29 27	EI_CPU_CLK_N	EI_CPU_CLK	CLOCKS	EI_CPU_CLK
14 6	EI_CPU1_CLK_P	EI_CPU1_CLK	CLOCKS	EI_CPU1_CLK
14 6	EI_CPU1_CLK_N	EI_CPU1_CLK	CLOCKS	EI_CPU1_CLK
28 27	EI_NB_CLK_P	EI_NB_CLK	CLOCKS	EI_NB_CLK
28 27	EI_NB_CLK_N	EI_NB_CLK	CLOCKS	EI_NB_CLK
29 27	EI_CPU_SYNC	EI_SYNC	CLOCKS	
28 27	EI_NB_SYNC		CLOCKS	
14 6	EI_CPU1_SYNC	EI_CPU1_SYNC	CLOCKS	
27 24	VSP_NB_CLK_P	VSP_NB_CLK	CLOCKS	
27 24	VSP_NB_CLK_N	VSP_NB_CLK	CLOCKS	
48 27	AGP_CLK66M_NB	AGP_NB_CLK	CLOCKS	
49 27	AGP_CLK66M_GPU	AGP_GPU_CLK	CLOCKS	
60 27	HT_CLK66M_NB	HT_NB_CLK	CLOCKS	
62 27	HT_CLK66M_SB	HT_SB_CLK	CLOCKS	
74 27	PCI_CLK66M_SB_INT	CLOCKS_PCI	CLOCKS	
74 8	PCI_CLK33M_SB_EXT	CLOCKS_PCI	CLOCKS	
27	PLS_EXTCLK	PLS_XTAL	CLOCKS	

DIFFERENTIAL SIGNALS SHOULD HAVE 5 MIL SPACING TO EACH OTHER
 ALL SPACING GROUPS SHOULD HAVE 15 MIL SPACING TO SIGNALS NOT IN THEIR GROUP

EI_NB_SYNC IS PART OF EI_CPU_SYNC TOPOLOGY

SYM 1 OF 2


Symbol	Pin	Signal	Type
GPCLK33_0	L4	PCI_CLK_GP0_R	CLOCKS
GPCLK33_1	K4	PCI_CLK_GP1_R	CLOCKS
VCLKN	A2	VSP_NB_CLK_N_C	CLOCKS
VCLKP	B3	VSP_NB_CLK_P_C	CLOCKS
HCLKN_0	B10	EI_CPU_CLK_N_C	CLOCKS
HCLKN_1	C8	EI_CPU1_CLK_N_R	CLOCKS
HCLKN_2	C4	EI_NB_CLK_N_C	CLOCKS
HCLKP_0	A10	EI_CPU_CLK_P_C	CLOCKS
HCLKP_1	B8	EI_CPU1_CLK_P_R	CLOCKS
HCLKP_2	B5	EI_NB_CLK_P_C	CLOCKS
GPCLK25_0	J3	PLS_CLK_66M_0_R	CLOCKS
GPCLK25_1	J1	PLS_CLK_66M_1_R	CLOCKS
PCLK25_0	K2	HT_CLK66M_NB_R	CLOCKS
PCLK25_1	L1	RAM_CLK66M_NB_R	CLOCKS
PCLK33_0	K5	PCI_CLK66M_SB_INT_R	CLOCKS
PCLK33_1	L6	PCI_CLK_P1_R	CLOCKS
PCLK33_2	M7	AGP_CLK66M_GPU_R	CLOCKS
PCLK33_3	L9	PCI_CLK_P3_R	CLOCKS
PCLK33_4	M10	PCI_CLK_P4_R	CLOCKS
HTBEN_0	K11	CPU_HTBEN_R	CLOCKS
HTBEN_1	J12	CPU1_HTBEN_R	CLOCKS
NBSYNC	F12	EI_NB_SYNC_R	CLOCKS
HSYNC_0	J10	EI_CPU_SYNC_R	CLOCKS
HSYNC_1	H11	EI_CPU1_SYNC_R	CLOCKS
REFCLK_0	G2	SB_CLK25M_ATA_R	CLOCKS
REFCLK_1	H1	SATA_CLK25M_R	CLOCKS
SLEWING+ ERROR*	K9	SLEWING_I_R	CLOCKS
M8	M8	CLOCK_ERROR_L	
PCLK12	L11	HT_CLK66M_SB_R	CLOCKS
PCLK15	L10	AGP_CLK66M_NB_R	CLOCKS

MASTER: GILA
 LAST MODIFIED: JULY 12, 04

PULSAR CLOCKS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	27 OF	103
NONE			



MASTER: GILA
 LAST MODIFIED: JULY 14, 04

U3LITE APPLE PI


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35380920	35380867		U2850	PERICOM ANALOG SWITCH
35380924	35380867		U2850	MAXIM ANALOG SWITCH

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHEET	28 OF 103	
NONE			



CRITICAL
 U2900
 NEO-10S-REV2
 CBGA
 (1 OF 1)
 1.8GHZ-76C

MORE PROCESSOR DECOUPLING ON PAGES 31 & 32

PROCESSOR IIC ADDRESS:
80,84

MASTER: GILA
LAST MODIFIED: APR 09, 04


NEO APPLE PI

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PROCESSOR LOGIC I/O

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6482	REV. I
	SCALE NONE	SHEET 29	OF 103



SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11481103	1	RES,1K OHM,1/16W,5%,0402	R3034	EI_3T01
11481103	1	RES,1K OHM,1/16W,5%,0402	R3018	EI_2T01

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11481103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3026,R3028	EI_2T01
11481103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3026,R3012	EI_3T01
11481103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3010,R3028	NOSTUFF
11481103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3010,R3012	NOSTUFF
11481103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3026,R3028	NOSTUFF
11481103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3010,R3012	NOSTUFF
11481103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3010,R3012	NOSTUFF

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11481103	1	RES,1K OHM,1/16W,5%,0402	R3036	
11481103	1	RES,1K OHM,1/16W,5%,0402	R3020	NOSTUFF


SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11481103	2	RES,1K OHM,1/16W,5%,0402	R3030,R3032	CPU_PLL_LOW
11481103	2	RES,1K OHM,1/16W,5%,0402	R3030,R3016	CPU_PLL_HIGH
11481103	2	RES,1K OHM,1/16W,5%,0402	R3014,R3032	CPU_PLL_MEDIUM
11481103	2	RES,1K OHM,1/16W,5%,0402	R3014,R3016	NOSTUFF

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11481103	1	RES,1K OHM,1/16W,5%,0402	R3022	AVPRESET OFF
11481103	1	RES,1K OHM,1/16W,5%,0402	R3038	AVPRESET ON

* STUFF THESE ON Q45.

SYSTEM CONFIGURATION




MASTER: GILA
LAST MODIFIED: APR 27, 04

CPU STRAPS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT OF		
NONE	30		103




MASTER: GILA
LAST MODIFIED: JULY 9, 04


CPU POWER AND BYPASS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6482	I
SCALE	SHT	OF
NONE	31	103




PLACE ALL THESE PARTS VERY CLOSE TO U2900




MASTER: GILA
 LAST MODIFIED: APR 09, 04

PROC DECOUPLING

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	OF	
NONE	32	103	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
37650130	2	ON SEMI FET	Q3310, Q3320	ON_SEMI
37680146	2	ON SEMI FET	Q3311, Q3321	ON_SEMI
11482325	1	RES, 232K, 1%, 402	R3328	4PHASE
11483325	1	RES, 332K, 1%, 402	R3328	3PHASE

CPU VREG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	33 OF	103
NONE			



SCALE 2.73224 A/V
 COUNT .00675 A/COUNT
 ADC IS 10BIT 0 TO 1023
 0 TO 2.5V


CURRENT SENSE
 PLACE R3344 AND C3331 BY SMU

PLACE REGULATOR SENSE POINTS AT DESIGNATED LOCATIONS.
 R3335
 VCORE SENSE VOUT
 DIFFERENTIAL PAIR FOR REMOTE SENSE
 MIN_NECK_WIDTH=5MIL
 NET_SPACING_TYPE=PROC_DIFF

VCORE SENSE GND
 DIFFERENTIAL PAIR FOR REMOTE SENSE
 MIN_NECK_WIDTH=10MIL
 NET_SPACING_TYPE=PROC_DIFF

NEAR SIDE
 FAR SIDE
 CPU SENSE SIDE





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
37680130	1	ON SEMI FET	Q3410	ON_SEMI
37680146	1	ON SEMI FET	Q3411	ON_SEMI
37680130	1	ON SEMI FET	Q3420	4PHASE_ON
37680146	1	ON SEMI FET	Q3421	4PHASE_ON
37680204	1	VISHAY FET	Q3420	4PHASE_VISH
37680207	1	VISHAY FET	Q3421	4PHASE_VISH

CPU VREG

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6482	REV. I
	SCALE NONE	SHT 34 OF 103	



CPU VREG OUTPUT CAPS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT		REV.
NONE	35 OF		103



THESE SIGNALS HAVE A MIN_LINE_WIDTH=10MIL AND MIN_NECK_WIDTH=8MIL

XW3600, R3602, AND DS3602 MUST BE PLACED CLOSE TO SMU

100UA CURRENT SOURCE

BUFFER

POWER MONITOR

NEED TO CONNECT TO P65 OF 80PIN SMU OR PIN 49 OF 64PIN SMU

NEEDED FOR FMAX


CPU DIODE CONDITIONER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	OF	
NONE	36	103	


8		7		6		5		4		3		2		1			
ALL R PACKS ARE 1/16W 5%																	
ELECTRICAL_CONSTRAINT_SET																	
NET_PHYSICAL_TYPE																	
NET_SPACING_TYPE																	
DIFFERENTIAL_PAIR																	
38 37	RAM_DQ_R<7>	RP3836	4	5	22	RAM_DQ<7>	38 40	44	38 37	RAM_CLK_A_P_R		RAM_CLK	RAM_CLK_A_R		0405		
38 37	RAM_DQ_R<2>	RP3836	1	8	22	RAM_DQ<2>	38 40	44	38 37	RAM_CLK_A_N_R		RAM_CLK	RAM_CLK_A_R		0405		
38 37	RAM_DQ_R<0>	RP3836	3	6	22	RAM_DQ<0>	38 40	44	38 37	RAM_CLK_B_P_R		RAM_CLK	RAM_CLK_B_R		0405		
38 37	RAM_DQ_R<3>	RP3836	2	7	22	RAM_DQ<3>	38 40	44	38 37	RAM_CLK_B_N_R		RAM_CLK	RAM_CLK_B_R		0405		
38 37	RAM_DQ_R<1>	RP3816	1	8	22	RAM_DQ<1>	38 40	44	38 37	RAM_CLK_C_P_R		RAM_CLK	RAM_CLK_C_R		0405		
38 37	RAM_DQ_R<4>	RP3816	2	7	22	RAM_DQ<4>	38 40	44	38 37	RAM_CLK_C_N_R		RAM_CLK	RAM_CLK_C_R		0405		
38 37	RAM_DQ_R<6>	RP3816	4	5	22	RAM_DQ<6>	38 40	44	38 37	RAM_CLK_D_P_R		RAM_CLK	RAM_CLK_D_R		0405		
38 37	RAM_DQ_R<5>	RP3816	3	6	22	RAM_DQ<5>	38 40	44	38 37	RAM_CLK_D_N_R		RAM_CLK	RAM_CLK_D_R		0405		
38 37	RAM_DQ_R<9>	RP3835	4	5	22	RAM_DQ<9>	38 40	44	38 37	RAM_CLK_E_P_R		RAM_CLK	RAM_CLK_E_R		0405		
38 37	RAM_DQ_R<10>	RP3801	1	8	22	RAM_DQ<10>	38 40	44	38 37	RAM_CLK_E_N_R		RAM_CLK	RAM_CLK_E_R		0405		
38 37	RAM_DQ_R<11>	RP3801	3	6	22	RAM_DQ<11>	38 40	44	38 37	RAM_CLK_F_P_R		RAM_CLK	RAM_CLK_F_R		0405		
38 37	RAM_DQ_R<14>	RP3801	4	5	22	RAM_DQ<14>	38 40	44	38 37	RAM_CLK_F_N_R		RAM_CLK	RAM_CLK_F_R		0405		
38 37	RAM_DQ_R<12>	RP3835	2	7	22	RAM_DQ<12>	38 40	44	40 38	RAM_CLK_A_P	RAM_CLK0	RAM_CLK	RAM_CLK_A		0405		
38 37	RAM_DQ_R<13>	RP3801	2	7	22	RAM_DQ<13>	38 40	44	40 38	RAM_CLK_A_N	RAM_CLK0	RAM_CLK	RAM_CLK_A		0405		
38 37	RAM_DQ_R<15>	RP3835	1	8	22	RAM_DQ<15>	38 40	44	40 38	RAM_CLK_B_P	RAM_CLK0	RAM_CLK	RAM_CLK_B		0405		
38 37	RAM_DQ_R<8>	RP3835	3	6	22	RAM_DQ<8>	38 40	44	40 38	RAM_CLK_B_N	RAM_CLK0	RAM_CLK	RAM_CLK_B		0405		
38 37	RAM_DQ_R<17>	RP3822	1	8	22	RAM_DQ<17>	38 40	44	40 38	RAM_CLK_C_P	RAM_CLK0	RAM_CLK	RAM_CLK_C		0405		
38 37	RAM_DQ_R<22>	RP3822	4	5	22	RAM_DQ<22>	38 40	44	40 38	RAM_CLK_C_N	RAM_CLK0	RAM_CLK	RAM_CLK_C		0405		
38 37	RAM_DQ_R<19>	RP3822	2	7	22	RAM_DQ<19>	38 40	44	40 38	RAM_CLK_D_P	RAM_CLK1	RAM_CLK	RAM_CLK_D		0405		
38 37	RAM_DQ_R<18>	RP3822	3	6	22	RAM_DQ<18>	38 40	44	40 38	RAM_CLK_D_N	RAM_CLK1	RAM_CLK	RAM_CLK_D		0405		
38 37	RAM_DQ_R<20>	RP3823	3	6	22	RAM_DQ<20>	38 40	44	40 38	RAM_CLK_E_P	RAM_CLK1	RAM_CLK	RAM_CLK_E		0405		
38 37	RAM_DQ_R<16>	RP3823	4	5	22	RAM_DQ<16>	38 40	44	40 38	RAM_CLK_E_N	RAM_CLK1	RAM_CLK	RAM_CLK_E		0405		
38 37	RAM_DQ_R<21>	RP3823	2	7	22	RAM_DQ<21>	38 40	44	40 38	RAM_CLK_F_P	RAM_CLK1	RAM_CLK	RAM_CLK_F		0405		
38 37	RAM_DQ_R<23>	RP3823	1	8	22	RAM_DQ<23>	38 40	44	40 38	RAM_CLK_F_N	RAM_CLK1	RAM_CLK	RAM_CLK_F		0405		
38 37	RAM_DQ_R<30>	RP3808	3	6	22	RAM_DQ<30>	38 40	44	38 37	RAM_CKE_R<1..0>		RAM_CAD			0405		
38 37	RAM_DQ_R<26>	RP3824	2	7	22	RAM_DQ<26>	38 40	44	38 37	RAM_CKE_R<5..4>		RAM_CAD			0405		
38 37	RAM_DQ_R<24>	RP3808	1	8	22	RAM_DQ<24>	38 40	44	44 40 38	RAM_CKE<0>	RAM_CKECS0	RAM_CAD			0405		
38 37	RAM_DQ_R<27>	RP3824	1	8	22	RAM_DQ<27>	38 40	44	44 40 38	RAM_CKE<1>	RAM_CKECS0	RAM_CAD			0405		
38 37	RAM_DQ_R<28>	RP3808	4	5	22	RAM_DQ<28>	38 40	44	45 40 38	RAM_CKE<4>	RAM_CKECS1	RAM_CAD			0405		
38 37	RAM_DQ_R<31>	RP3808	2	7	22	RAM_DQ<31>	38 40	44	45 40 38	RAM_CKE<5>	RAM_CKECS1	RAM_CAD			0405		
38 37	RAM_DQ_R<29>	RP3824	4	5	22	RAM_DQ<29>	38 40	44	45 40 38	RAM_CS_L_R<1..0>		RAM_CAD			0405		
38 37	RAM_DQ_R<25>	RP3824	3	6	22	RAM_DQ<25>	38 40	44	45 40 38	RAM_CS_L_R<9..8>		RAM_CAD			0405		
38 37	RAM_DQ_R<32>	RP3826	4	5	22	RAM_DQ<32>	38 40	44	44 40 38	RAM_CS_L<0>	RAM_CKECS0	RAM_CAD			0405		
38 37	RAM_DQ_R<35>	RP3807	2	7	22	RAM_DQ<35>	38 40	44	44 40 38	RAM_CS_L<1>	RAM_CKECS0	RAM_CAD			0405		
38 37	RAM_DQ_R<38>	RP3826	2	7	22	RAM_DQ<38>	38 40	44	45 40 38	RAM_CS_L<8>	RAM_CKECS1	RAM_CAD			0405		
38 37	RAM_DQ_R<37>	RP3807	4	5	22	RAM_DQ<37>	38 40	44	45 40 38	RAM_CS_L<9>	RAM_CKECS1	RAM_CAD			0405		
38 37	RAM_DQ_R<39>	RP3826	3	6	22	RAM_DQ<39>	38 40	44	38 37	RAM_DQS_R<15..0>		RAM_CAD			0405		
38 37	RAM_DQ_R<33>	RP3807	3	6	22	RAM_DQ<33>	38 40	44	38 37	RAM_DQ_R<127..0>		RAM_CAD			0405		
38 37	RAM_DQ_R<34>	RP3807	1	8	22	RAM_DQ<34>	38 40	44	45 44 40 38	RAM_DQS<0>	RAM_DQS0	RAM_CAD			0405		
38 37	RAM_DQ_R<36>	RP3826	1	8	22	RAM_DQ<36>	38 40	44	44 40 38	RAM_DQS<7..0>	RAM_DQS0	RAM_CAD			0405		
38 37	RAM_DQ_R<47>	RP3811	2	7	22	RAM_DQ<47>	38 40	44	44 40 38	RAM_DQS<1>	RAM_DQS1	RAM_CAD			0405		
38 37	RAM_DQ_R<46>	RP3811	1	8	22	RAM_DQ<46>	38 40	44	44 40 38	RAM_DQS<15..8>	RAM_DQS1	RAM_CAD			0405		
38 37	RAM_DQ_R<43>	RP3814	2	7	22	RAM_DQ<43>	38 40	44	44 40 38	RAM_DQS<2>	RAM_DQS2	RAM_CAD			0405		
38 37	RAM_DQ_R<41>	RP3814	1	8	22	RAM_DQ<41>	38 40	44	44 40 38	RAM_DQS<23..16>	RAM_DQS2	RAM_CAD			0405		
38 37	RAM_DQ_R<45>	RP3811	4	5	22	RAM_DQ<45>	38 40	44	44 40 38	RAM_DQS<3>	RAM_DQS3	RAM_CAD			0405		
38 37	RAM_DQ_R<42>	RP3814	3	6	22	RAM_DQ<42>	38 40	44	44 40 38	RAM_DQS<31..24>	RAM_DQS3	RAM_CAD			0405		
38 37	RAM_DQ_R<40>	RP3814	4	5	22	RAM_DQ<40>	38 40	44	44 40 38	RAM_DQS<4>	RAM_DQS4	RAM_CAD			0405		
38 37	RAM_DQ_R<44>	RP3811	3	6	22	RAM_DQ<44>	38 40	44	44 40 38	RAM_DQS<39..32>	RAM_DQS4	RAM_CAD			0405		
38 37	RAM_DQ_R<51>	RP3830	4	5	22	RAM_DQ<51>	38 40	44	44 40 38	RAM_DQS<5>	RAM_DQS5	RAM_CAD			0405		
38 37	RAM_DQ_R<50>	RP3830	2	7	22	RAM_DQ<50>	38 40	44	44 40 38	RAM_DQS<6>	RAM_DQS6	RAM_CAD			0405		
38 37	RAM_DQ_R<49>	RP3830	1	8	22	RAM_DQ<49>	38 40	44	44 40 38	RAM_DQS<55..48>	RAM_DQS6	RAM_CAD			0405		
38 37	RAM_DQ_R<48>	RP3830	3	6	22	RAM_DQ<48>	38 40	44	44 40 38	RAM_DQS<7>	RAM_DQS7	RAM_CAD			0405		
38 37	RAM_DQ_R<52>	RP3812	2	7	22	RAM_DQ<52>	38 40	44	44 40 38	RAM_DQS<63..56>	RAM_DQS7	RAM_CAD			0405		
38 37	RAM_DQ_R<53>	RP3812	3	6	22	RAM_DQ<53>	38 40	44	45 40 38	RAM_DQS<8>	RAM_DQS8	RAM_CAD			0405		
38 37	RAM_DQ_R<54>	RP3812	4	5	22	RAM_DQ<54>	38 40	44	45 40 38	RAM_DQS<71..64>	RAM_DQS8	RAM_CAD			0405		
38 37	RAM_DQ_R<55>	RP3812	1	8	22	RAM_DQ<55>	38 40	44	45 40 38	RAM_DQS<9>	RAM_DQS9	RAM_CAD			0405		
38 37	RAM_DQ_R<56>	RP3813	1	8	22	RAM_DQ<56>	38 40	44	45 40 38	RAM_DQS<79..72>	RAM_DQS9	RAM_CAD			0405		
38 37	RAM_DQ_R<63>	RP3831	4	5	22	RAM_DQ<63>	38 40	44	45 40 38	RAM_DQS<10>	RAM_DQS10	RAM_CAD			0405		
38 37	RAM_DQ_R<59>	RP3813	2	7	22	RAM_DQ<59>	38 40	44	45 40 38	RAM_DQS<87..80>	RAM_DQS10	RAM_CAD			0405		
38 37	RAM_DQ_R<61>	RP3831	2	7	22	RAM_DQ<61>	38 40	44	45 40 38	RAM_DQS<11>	RAM_DQS11	RAM_CAD			0405		
38 37	RAM_DQ_R<57>	RP3831	3	6	22	RAM_DQ<57>	38 40	44	45 40 38	RAM_DQS<95..88>	RAM_DQS11	RAM_CAD			0405		
38 37	RAM_DQ_R<60>	RP3831	1	8	22	RAM_DQ<60>	38 40	44	45 40 38	RAM_DQS<12>	RAM_DQS12	RAM_CAD			0405		
38 37	RAM_DQ_R<58>	RP3813	3	6	22	RAM_DQ<58>	38 40	44	45 40 38	RAM_DQS<103..96>	RAM_DQS12	RAM_CAD			0405		
38 37	RAM_DQ_R<62>	RP3813	4	5	22	RAM_DQ<62>	38 40	44	45 40 38	RAM_DQS<13>	RAM_DQS13	RAM_CAD			0405		
THE FOLLOWING IS A SWAPPABLE GROUP																	
38 37	RAM_CKE_R<4>	RP3841	3	6	15	RAM_CKE<4>	38 40	45	38 37	RAM_CLK_A_P_R	R3816	1	2	15	RAM_CLK_A_P	38 40	45
38 37	RAM_CKE_R<9>	RP3841	4	5	15	RAM_CKE<9>	38 40	45	38 37	RAM_CLK_A_N_R	R3817	1	2	15	RAM_CLK_A_N	38 40	45
38 37	RAM_CKE_R<0>	RP3841	2	7	15	RAM_CKE<0>	38 40	45	38 37	RAM_CLK_B_P_R	R3818	1	2	15	RAM_CLK_B_P	38 40	45
38 37	RAM_CKE_R<1>	RP3841	1	8	15	RAM_CKE<1>	38 40	45	38 37	RAM_CLK_B_N_R	R3819	1	2	15	RAM_CLK_B_N	38 40	45
38 37	RAM_CS_L_R<8>	RP3842	1	8	15	RAM_CS_L<8>	38 40	45	38 37	RAM_CLK_C_P_R	R3820	1	2	15	RAM_CLK_C_P	38 40	45
38 37	RAM_CS_L_R<9>	RP3842	2	7	15	RAM_CS_L<9>	38 40	45	38 37	RAM_CLK_C_N_R	R3821	1	2	15	RAM_CLK_C_N	38 40	45
38 37	RAM_CS_L_R<1>	RP3842	3	6	15	RAM_CS_L<1>	38 40	45	38 37	RAM_CLK_D_P_R	R3822	1	2	15	RAM_CLK_D_P	38 40	45
38 37	RAM_CS_L_R<0>	RP3842	4	5	15	RAM_CS_L<0>	38 40	45	38 37	RAM_CLK_D_N_R	R3823	1	2	15	RAM_CLK_D_N	38 40	45
38 37	RAM_A_R<11>	RP3832	3	6	15	RAM_A<11>	38 40	44	38 37	RAM_CLK_E_P_R	R3824	1	2	15	RAM_CLK_E_P	38 40	45
38 37	RAM_A_R<1>	RP3832	4	5	15	RAM_A<1>	38 40	44	38 37	RAM_CLK_E_N_R	R3825	1	2	15	RAM_CLK_E_N	38 40	45
38 37	RAM_A_R<10>	RP3832	2	7	15	RAM_A<10>	38 40	45	38 37	RAM_CLK_F_P_R	R3826	1	2	15	RAM_CLK_F_P	38 40	45
38 37	RAM_WE_L_R	RP3800	4	5	15	RAM_WE_L	38 40	45	38 37	RAM_CLK_F_N_R	R3827	1	2	15	RAM_CLK_F_N	38 40	45
38 37	RAM_A_R<4>	RP3833	3	6	15	RAM_A<4>	38 40	44	38 37	RAM_DQS_R<0>	R3800	1	2	15	RAM_DQS<0>	38 40	44
38 37	RAM_A_R<6>	RP3833	2	7	15	RAM_A<6>	38 40	44	38 37	RAM_DQS_R<1>	R3801	1	2	15	RAM_DQS<1>	38 40	44
38 37	RAM_A_R<7>	RP3833	1	8	15	RAM_A<7>	38 40	44	38 37	RAM_DQS_R<2>	R3802	1	2	15	RAM_DQS<2>	38 40	44
38 37	RAM_A_R<12>	RP3800	3	6	15	RAM_A<12>	38 40	44	38 37	RAM_DQS_R<3>	R3803	1	2	15	RAM_DQS<3>	38 40</	



PARALLEL TERM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT		
NONE	44 OF		103




PARALLEL TERM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6482	REV. I
	SCALE NONE	SHEET 45 OF 103	

ONLY STUFF ONE VTT VREG




MEM TERM VREGS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	46 OF	103
NONE			



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
48 48	AGP_CBE<1..0>	AGP_AD_0	AGP_DATA		4846
48 48	AGP_CBE<3..2>	AGP_AD_1	AGP_DATA		4848
48 48	AGP_SB_STBF	AGP_SB_STBS	AGP_STROBE	AGP_SB_STR	4849
48 48	AGP_SB_STBS	AGP_SB_STBS	AGP_STROBE	AGP_SB_STR	4850
48 48	AGP_AD_STBF<0>	AGP_AD_STR_0	AGP_STROBE	AGP_AD_STR0	4851
48 48	AGP_AD_STBS<0>	AGP_AD_STR_0	AGP_STROBE	AGP_AD_STR0	4852
48 48	AGP_AD_STBF<1>	AGP_AD_STR_1	AGP_STROBE	AGP_AD_STR1	4853
48 48	AGP_AD_STBS<1>	AGP_AD_STR_1	AGP_STROBE	AGP_AD_STR1	4854
48 48	AGP_DBI_LO	AGP_AD_1	AGP_DATA		4855
48 48	AGP_DBI_HI	AGP_AD_1	AGP_DATA		4856
48 48	AGP_AD<15..0>	AGP_AD_0	AGP_DATA		4857
48 48	AGP_AD<31..16>	AGP_AD_1	AGP_DATA		4858
48 48	AGP_SBA_L<7..0>	AGP_SBA	AGP_DATA		4859

DBI_HI IS NOT A STROBE BUT SHARES THE SAME TOPOLOGY AS A STROBE

LEVEL SHIFTER FOR U3LITE
 AGP BUSY AND STOP ARE NOT USED IN ALL DESIGNS



MASTER: GILA
 LAST MODIFIED: APR 12, 04


U3LITE AGP

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	48 OF 103	
NONE			


GPU VCORE VREG

PPVCORE_GPU	PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
1.60VDC	11482803	1	RES,2.8K OHM,1/16W,1%,0402	R5003	NV18B
1.40VDC	11481213	1	RES,1.21K OHM,1/16W,1%,0402	R5003	NV34




NOTE:
 SET OUTPUT=1.60V FOR NV18B
 SET OUTPUT=1.40V FOR NV34
 IRU3037CS VREF=1.25VDC
 $V_{OUT} = V_{REF} * (R5004 + R5005) / R5005 = 1.60$ (OR 1.40) VDC
 PEAK CURRENT OF TOTAL RAILS
 7.2A WITH NV34

GPU VTT VREG



PLACE 10UF CAP NEAR GPU

AGP 1.5V VREG




NOTE:CONNECT VR5001 PIN 9 TO GND PLANE.

NOTE:
 SET OUTPUT=1.5V
 SC4215 VREF=0.8VDC
 $V_{OUT} = V_{REF} * (R5015 + R5017) / R5017 = 1.5$ VDC
 PEAK CURRENT OF TOTAL RAILS
 0.95A

GRAPHICS VREGS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT OF		
NONE	50 OF 103		



NOTE:
330OHM HI SWING
RESISTOR MAY NEED TO BE
HIGHER

PLL NOISE SHOULD BE LESS THAN 100MV PEAK-TO-PEAK

PLACE TMSD RESISTORS ON OPPOSITE SIDE TO TMSD
RESISTORS ON PAGE 25

UNDEFINED RESET CONFIGURATION STRAPS

EXTERNAL TMSD TRANSMITTER

NOTICE OF PROPRIETARY PROPERTY
LAST MODIFIED=Mon Dec 13 20:02:16 2004
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	NONE	SHT OF	51 OF 103

8

7

6

5



4

3





2

1

PLACE R'S CLOSE TO MEMORY



PLACE R'S CLOSE TO GPU





D

D

C

C




B

B

A

A

PLACE THESE R CLOSE TO SGRAM



PLACE THESE R CLOSE TO SGRAM



FROM Q27 PAGE 26

FB TERMINATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	NONE	SHT OF	53 OF 103

8

7

6


5

4

3

2

1



D

C

B

A

D

C


B

A

SGRAM0 & SGRAM1 MEMORY SUPPORT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0251	2	SDRAM, 4MX32, DDR, 300MHZ	U5400, U5401	CRITICAL	SAMSUNG
333S0252	2	SDRAM, 4MX32, DDR, 300MHZ	U5400, U5401	CRITICAL	HYNIX

DDR SDRAM A VREF




EVENLY PLACE 0.1UF CAP & 0.01UF CAPS

GPU DDR SDRAM A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT OF		
NONE	54		103



SGRAM0 & SGRAM1 MEMORY SUPPORT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33380251	2	SDRAM, 4MX32, DDR, 300MHZ	U5500, U5501	CRITICAL	GPU128BIT_SAMSUNG
33380252	2	SDRAM, 4MX32, DDR, 300MHZ	U5500, U5501	CRITICAL	GPU128BIT_HYNIX

GPU DDR SDRAM B

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6482	REV. I
	SCALE NONE	SHEET 55	OF 103

D

D





(8) FRAME BUFFER MEMORY SPEED
[5..0] = [NV11_HSYNC, NV11_VSYNC, GPU_STRAP<3>, GPU_STRAP<2>, DVOD3, DVOD2]

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
110111 = 270MHZ SAMSUNG (NV18B)					
116S1104	2	RES,10K-OHM,1/16W,5%	R5625,R5623		270MHZ_SAM_18
116S1104	1	RES,10K-OHM,1/16W,5%	R5644		270MHZ_SAM_18
116S1103	1	RES,1K-OHM,1/16W,5%	R5628		270MHZ_SAM_18
110011 = 270MHZ HYNIX (NV18B)					
116S1104	2	RES,10K-OHM,1/16W,5%	R5625,R5644		270MHZ_HYN_18
116S1103	2	RES,1K-OHM,1/16W,5%	R5628,R5627		270MHZ_HYN_18
111101 = 270MHZ SAMSUNG (NV34)					
116S1104	2	RES,10K-OHM,1/16W,5%	R5625,R5624		270MHZ_SAM_34
116S1104	1	RES,10K-OHM,1/16W,5%	R5623		270MHZ_SAM_34
116S1103	1	RES,1K-OHM,1/16W,5%	R5647		270MHZ_SAM_34
111100 = 270MHZ HYNIX (NV34)					
116S1104	2	RES,10K-OHM,1/16W,5%	R5624,R5623		270MHZ_HYN_34
116S1103	2	RES,1K-OHM,1/16W,5%	R5630,R5647		270MHZ_HYN_34

C

C





(1) ROM TYPE (OVERRIDDEN IF STRAP1 = 0)
[1..0] = [ROMA15,ROMA14]
00 = PARALLEL
01 = SERIAL AT25F
10 = SERIAL SST45VF
* 11 = SERIAL FUTURE

(9) SUB-VENDOR
[0] = [GPU_STRAP<1>]
* 0 = SYSTEM BIOS (VENDOR & SUBSYSTEM ID=0X0000)
1 = ADAPTER CARD VGA BIOS (VENDOR & SUBSYSTEM ID=0X54-0X57)

(10) PCI ADDRESS BUS
[0] = [GPU_STRAP<0>]
0 = REVERSED
* 1 = NORMAL

B

B



(2) CRYSTAL FREQUENCY SELECT
[1..0] = [VIPD6,VIPD2]
00 = 13.5MHZ
01 = 14.38MHZ
* 10 = 27MHZ
11 = (UNDEFINED)

(4) USER DEFINED STRAPS
[3..0] = [VIPHAD1,VIPHAD0,VIPD1,VIPD0]
THESE BITS ARE UNDEFINED BUT THEY MUST BE KEPT LOW DURING RESET

(3) PCI DEVICE ID
[3..0] = [DVODHSYNC, VIPD3, VIPD5, VIPD4]
0010 = 0X112 GEFORCE2 GO
0011 = 0X113 QUADRO2 GO
0100 = 0X114 NV17M
0000 = 0X110 GEFORCE2GO MX (NV11B)
* 1001 = 0X111 NV18B,NV31,NV34

(7) TV MODE
[1..0] = [ANALOG_HSYNC*,ANALOG_VSYNC*]
00 = SECAM
01 = NTSC
10 = PAL
11 = DISABLED
(THESE RESISTORS ARE ALL NOSTUFF)

A

A

NVIDIA STRAPS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6482	I
SCALE	SHT OF	
NONE	56 OF 103	




DAC & CLOCKS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHEET OF		
NONE	57 OF 103		



DVI AND STRAPS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6482	REV. I
	SCALE NONE	SHT 58	OF 103



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOH OPTION
116S1104	1	RES,10K OHM,1/16W,5%,0402	R5913	17_INCH_LCD
116S1105	1	RES,100K OHM,1/16W,5%,0402	R5913	20_INCH_LCD
11381332	1	RES,330 OHM,1/16W,5%,0603	R5912	17_INCH_LCD
11381123	1	RES,1.2K OHM,1/16W,5%,0603	R5912	20_INCH_LCD
37680225	1	XSTR,MOSFET,P-CH,0.020OHM	Q5900	20_INCH_LCD
101S1000	1	RES,0 OHM,1/10W,5%,0805	L5900	17_INCH_LCD

EXT VGA / TMD5 AND INVERTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D

DRAWING NUMBER: 051-6482

REV: I

SCALE: NONE

SHEET: 59 OF 103

D

D

C


C

B

B

A

A




ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
HT_NB_TO_SB_CLK_P	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CLK
HT_NB_TO_SB_CLK_N	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CLK
HT_NB_TO_SB_CTL_P	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CTL
HT_NB_TO_SB_CTL_N	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CTL
HT_NB_TO_SB_CAD_P<0>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
HT_NB_TO_SB_CAD_N<0>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
HT_NB_TO_SB_CAD_P<1>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
HT_NB_TO_SB_CAD_N<1>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
HT_NB_TO_SB_CAD_P<2>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD2
HT_NB_TO_SB_CAD_N<2>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD2
HT_NB_TO_SB_CAD_P<3>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD3
HT_NB_TO_SB_CAD_N<3>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD3
HT_NB_TO_SB_CAD_P<4>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD4
HT_NB_TO_SB_CAD_N<4>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD4
HT_NB_TO_SB_CAD_P<5>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD5
HT_NB_TO_SB_CAD_N<5>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD5
HT_NB_TO_SB_CAD_P<6>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD6
HT_NB_TO_SB_CAD_N<6>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD6
HT_NB_TO_SB_CAD_P<7>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD7
HT_NB_TO_SB_CAD_N<7>	HT_NB_TO_SB	HT_NB_TO_SB	HT_NB_TO_SB_CAD7
HT_SB_TO_NB_CLK_P	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CLK
HT_SB_TO_NB_CLK_N	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CLK
HT_SB_TO_NB_CTL_P	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CTL
HT_SB_TO_NB_CTL_N	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CTL
HT_SB_TO_NB_CAD_P<0>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
HT_SB_TO_NB_CAD_N<0>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
HT_SB_TO_NB_CAD_P<1>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
HT_SB_TO_NB_CAD_N<1>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
HT_SB_TO_NB_CAD_P<2>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD2
HT_SB_TO_NB_CAD_N<2>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD2
HT_SB_TO_NB_CAD_P<3>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD3
HT_SB_TO_NB_CAD_N<3>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD3
HT_SB_TO_NB_CAD_P<4>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD4
HT_SB_TO_NB_CAD_N<4>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD4
HT_SB_TO_NB_CAD_P<5>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD5
HT_SB_TO_NB_CAD_N<5>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD5
HT_SB_TO_NB_CAD_P<6>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD6
HT_SB_TO_NB_CAD_N<6>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD6
HT_SB_TO_NB_CAD_P<7>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD7
HT_SB_TO_NB_CAD_N<7>	HT_SB_TO_NB	HT_SB_TO_NB	HT_SB_TO_NB_CAD7
HT_PWROK	HT_PWROK	HT_2V5	
HT_RESET_L	HT_CTL	HT_2V5	
HT_LDTSTOP_L	HT_CTL	HT_2V5	
HT_LDTREQ_L	HT_CTL	HT_2V5	

HT_NB_TO_SB HT_SB_TO_NB
5 MIL SPACING FOR DIFF PAIR
10 MIL SPACING TO ANYTHING ELSE

HT_2V5
4 MIL SPACING IN GROUP
8 MIL SPACING TO ANYTHING ELSE

LENGTH TOLERANCE CAN BE LOOSE
MATCHED GROUP CONSTRAINT IS TIGHT ENOUGH



www.laptop-schematics.com

MASTER: GILA
LAST MODIFIED: APR 12, 04

U3LITE HT

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	60 OF	103
NONE			

Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_HT
 - _PP1V2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_HT_200M
 Stuffs resistor to select 200MHz HT I/F.



Master: Link

Shasta HyperTransport

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



8

7

6

5

4

3

2

1

D

D

C

C

B

B


A

A

SAME CONNECTORS & PINOUT AS

Q37 HYPERTRANSPORT BETWEEN GOLEM AND K2

www.laptop-schematics.com



www.laptop-schematics.com

MASTER: GILA
LAST MODIFIED: APR 12, 04

HT DEBUG CONN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	64 OF 103	
NONE			

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B




B

A

A

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT		OF
NONE	73		103

8

7

6

5

4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_AD		
PCI_AD27		
PCI_AD		
PCI_AD23		
PCI_AD22		
PCI_AD21		
PCI_AD20		
PCI_AD		
PCI_AD17		
PCI_AD		
PCI		
PCI		
PCI_CTT1		
PCI_CTT1		
PCI_CTT1		
PCI_CTT1		
PCI_CTT1		

PCI_AD<31..28>	6 73 75 76 77
PCI_AD<27>	6 73 75 76 77
PCI_AD<26..24>	6 73 75 76 77
PCI_AD<23>	6 73 76 77
PCI_AD<22>	6 73 76 77
PCI_AD<21>	6 73 76 77
PCI_AD<20>	6 73 75 76 77
PCI_AD<19..18>	6 73 75 76 77
PCI_AD<17>	6 73 75 76 77
PCI_AD<16..0>	6 73 75 76 77
PCI_CBE L<3..0>	6 73 76 77
PCI_PAR	6 73 76 77
PCI_DEVSEL L	6 73 74 76 77
PCI_FRAME L	6 73 74 76 77
PCI_IRDY L	6 73 74 76 77
PCI_TRDY L	6 73 74 76 77
PCI_STOP L	6 73 74 76 77


Page Notes

Power aliases required by this page:
 - _PP3V3_PCI
 - _PP3V3_SB_PCI (can be _PP3V3_PCI)
 - _PP3V3_PWRON_SB
 - _PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)





PCI Devices implemented on this page:
 AD11 - PCI0 (0x106B/0x0053)
 AD11 - PCI1 (0x106B/0x0054)
 AD11 - PCI2 (0x106B/0x0055)
 AD23 - KeyLargo (0x106B/0x004F, PCI1)
 AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)
 AD29 - UATA 133 (0x106B/0x0050, PCI0 or 2)
 AD30 - FireWire (0x106B/0x0052, PCI0 or 2)
 AD31 - Ethernet (0x106B/0x0051, PCI0)



C

B

A



Shasta PCI Interface

Master: Link

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6482	I
SCALE	SHT	74 OF 103
NONE		

Page Notes

Power aliases required by this page:
 - _PP3V3_PCI

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_x_ITEM symbol to declare U7500 part number.

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



Master: Link

BootROM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING

LAST_MODIFIED=Mon Dec 13 20:02:34 2004

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	OF	
NONE	75	103	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	

PCI_CLK33M_AIRPORT 8 76

Page Notes





Power aliases required by this page:
 - _PP3V3_PCI

Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.



AirPort Extreme

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT OF		
NONE	76 OF		103

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_USB2	CLOCKS	=PCI_CLK33M_USB2

Page Notes


Power aliases required by this page:
 - _PPVIO_PCI (to 3.3V or 5V)

Signal aliases required by this page:
 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Master: Link

USB 2.0 PCI Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	OF	
NONE	77	103	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
SATA_RXD1	SATA	SATA_RXD1_C	SATA_RXD_P1_C
SATA_RXD1	SATA	SATA_RXD1_C	SATA_RXD_N1_C
SATA_TXD1	SATA	SATA_TXD1	SATA_TXD_P1
SATA_TXD1	SATA	SATA_TXD1	SATA_TXD_N1
SATA_RXD2	SATA	SATA_RXD2_C	SATA_RXD_P2_C
SATA_RXD2	SATA	SATA_RXD2_C	SATA_RXD_N2_C
SATA_TXD2	SATA	SATA_TXD2	SATA_TXD_P2
SATA_TXD2	SATA	SATA_TXD2	SATA_TXD_N2
UATA_DD		UATA_DD<15..8>	
UATA_DD7		UATA_DD<7>	
UATA_DD		UATA_DD<6..0>	
UATA_HOST		UATA_DA<2..0>	
UATA_HOST		UATA_CS0_L	
UATA_HOST		UATA_CS1_L	
UATA_HOST		UATA_HSTROBE	
UATA_HOST		UATA_STOP	
UATA_HOST_R		UATA_DMACK_L	
UATA_HOST_R		UATA_RESET_L	
UATA_DEV_R_C		UATA_DSTROBE	
UATA_DEV_R		UATA_DMARQ	
UATA_DEV_R		UATA_INTRQ	

UATA Termination



Page Notes

Power aliases required by this page:
 - _PP1V2_PWRON_DISK



Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Net Spacing Type: SATA

Line To Line: 15 mils
 Length Tolerance: 50 mils
 Primary Max Sep: 10 mils outer
 Primary Max Sep: 9 mils inner
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils

NOTE: Target differential impedance for SATA data pairs is 100 ohms.



AC coupling required for any SATA pair used.
 Recommend 0.1uF cap placed close to Shasta.
 (Caps provided by device page)

Master: Link

Shasta Disk

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT		OF
NONE	80		103

8

7

6

5

4


3

2


1

	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
83 80 UATA_DD<15..8>	UATA_DD			
83 80 UATA_DD<7>	UATA_DD7			
83 80 UATA_DD<6..0>	UATA_DD			
83 80 UATA_DA<2..0>	UATA_HOST			
83 80 UATA_CS0_L	UATA_HOST			
83 80 UATA_CS1_L	UATA_HOST			
83 80 UATA_HSTROBE	UATA_HOST			
83 80 UATA_STOP	UATA_HOST			
83 80 UATA_DMACK_L	UATA_HOST_R			
83 80 UATA_RESET_L	UATA_HOST_R			
83 80 UATA_DSTROBE	UATA_DEV_R_C			
83 80 UATA_DMARQ	UATA_DEV_R			
83 80 UATA_INTRO	UATA_DEV_R			


SATA CONNECTORS



HD POWER



PATA CONNECTOR



DISK CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	NONE	SHT OF	83 OF 103

8

7

6

5

4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET_RX_CLK	ENET	10 MIL	
ENET_RX_CLK	ENET	10 MIL	
ENET_GBE_REF	ENET	15 MIL SPACING	
ENET_TX_CLK	ENET	15 MIL SPACING	
ENET_TX_CLK	ENET	15 MIL SPACING	
ENET_RX	ENET		
ENET_RX_CTL	ENET		
ENET_RX_CTL	ENET		
ENET_TX	ENET		
ENET_TX_CTL	ENET		
ENET_TX_CTL	ENET		
ENET_RX_CTL	ENET		
ENET_RX_CTL	ENET		
ENET_MDC	ENET		
ENET_MDIO	ENET		

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

www.laptop-schematics.com

D

D

C


C

B

B

A

A



www.laptop-schematics.com

Master: Link

Shasta Ethernet

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE		SHT	REV.
NONE		84 OF	103



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET_MDI_TX	ENET	ENET_MDI_TD
ENET_MDI_RX	ENET	ENET_MDI_RD
ENET_XTAL	15 MIL SPACING	ENET_CLK25M_XIN
	15 MIL SPACING	ENET_CLK25M_XOUT

ETHERNET ROUTING PRIORITY:
 1. DECOUPLING CAPS
 2. TX TERMINATION - LOCATE NEAR PHY
 3. RX TERMINATION - LOCATE NEAR PHY

ROUTE TO OVER 2.5V PLANE (BOTTOM LAYER) ONLY
 ROUTE RD OVER GROUND PLANE (TOP LAYER) ONLY

ALL DIFFERENTIAL SIGNALS SHOULD BE CLOSE, PARALLEL, MATCHED LENGTHS, WITH MINIMUM VIA COUNT, AND SHORT IF POSSIBLE

CLEAR OUT ALL PLANES BETWEEN MIDDLE OF TRANSFORMER AND CONNECTOR



ETHERNET PHY

NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Mon Dec 13 20:02:41 2004
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW	FW		FW_DATA<7..0>
FW	FW		FW_CTL<1..0>
FW_LPS	FW		FW_LPS
FW_LREQ	FW		FW_LREQ
FW_PINT	FW		FW_PINT
FW_LCLK	FW	15 MIL SPACING	FW_CLK98M_LCLK
FW_PCLK	FW	15 MIL SPACING	FW_CLK98M_PCLK
		15 MIL SPACING	FW_CLK98M_LCLK_R


Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

www.laptop-schematics.com



www.laptop-schematics.com


www.laptop-schematics.com

Master: Link

Shasta FireWire


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT		OF
NONE	88		103




NOTE: 49M, NOT 98M CLK FOR 1394-A NAMING KEPT FROM NEOBORG

FW_LREQ	22.1	3	RP9000	FW_LREQ_R
FW_CLK98M_PCLK	22.1	2	R9001	FW_CLK98M_PCLK_R
FW_CTL<0>	22.2	7	RP9000	FW_CTL_R<0>
FW_CTL<1>	22.3	6	RP9000	FW_CTL_R<1>
FW_DATA<0>	22.4	5	RP9000	FW_DATA_R<0>
FW_DATA<1>	22.1	8	RP9001	FW_DATA_R<1>
FW_DATA<2>	22.2	7	RP9001	FW_DATA_R<2>
FW_DATA<3>	22.3	6	RP9001	FW_DATA_R<3>
FW_DATA<4>	22.4	5	RP9001	FW_DATA_R<4>
FW_DATA<5>	22.1	8	RP9002	FW_DATA_R<5>
FW_DATA<6>	22.2	7	RP9002	FW_DATA_R<6>
FW_DATA<7>	22.3	6	RP9002	FW_DATA_R<7>



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0088	1	FIREWIRE PHY 802A	U9000	CRITICAL	



	RAMP	SLEEP	OFF	ON
CHOICE A	SLEEP	ON	OFF	ON
CHOICE B	SLEEP	ON	OFF	ON

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW_TPA1	FW	FW_TPA1
FW_TPA1	FW	FW_TPA1
FW_TPB1	FW	FW_TPB1
FW_TPB1	FW	FW_TPB1
FW_TPA1	FW	FW_TPA1
FW_TPB1	FW	FW_TPB1
FW_TPA1	FW	FW_TPA1
FW_TPB1	FW	FW_TPB1
FW_TPA2	FW	FW_TPA2
FW_TPA2	FW	FW_TPA2
FW_TPB2	FW	FW_TPB2
FW_TPB2	FW	FW_TPB2
FW_TPA2	FW	FW_TPA2
FW_TPB2	FW	FW_TPB2
FW_TPA2	FW	FW_TPA2
FW_TPB2	FW	FW_TPB2
FW_XTAI	15 MIL SPACING	X_TAI_IN
	15 MIL SPACING	X_TAI_OUT

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT OF		
NONE	90 OF 103		

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
USB2_0	USB2	USB2	USB2_P<0>
USB2_0	USB2	USB2	USB2_N<0>
USB2_1	USB2	USB2	USB2_P<1>
USB2_1	USB2	USB2	USB2_N<1>
USB2_2	USB2	USB2	USB2_P<2>
USB2_2	USB2	USB2	USB2_N<2>
USB2_3	USB2	USB2	USB2_P<3>
USB2_3	USB2	USB2	USB2_N<3>
USB2_4	USB2	USB2	USB2_P<4>
USB2_4	USB2	USB2	USB2_N<4>
USB2_NEC_XTAL		15 MIL SPACING	NEC_CLK30M_XT1
		15 MIL SPACING	NEC_CLK30M_XT2
		15 MIL SPACING	NEC_CLK30M_XT2_R

Page Notes

Power aliases required by this page:
 - _PP3V3_PWRON_USB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Net Spacing Type: USB2

Line To Line: 19.5 mils
 Length Tolerance: 50 mils
 Primary Max Sep: 7.5 mils
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.0 BGA (8 OF 8) OMIT

- NC0 P7 TP_SB_NC_P7
- NC1 P8 TP_SB_NC_P8
- NC2 R3 TP_SB_NC_R3
- NC3 R4 TP_SB_NC_R4
- NC4 R5 TP_SB_NC_R5
- NC5 R6 TP_SB_NC_R6
- NC6 R7 TP_SB_NC_R7
- NC7 R8 TP_SB_NC_R8
- NC8 T1 TP_SB_NC_T1
- NC9 T2 TP_SB_NC_T2
- NC10 T3 TP_SB_NC_T3
- NC11 T4 TP_SB_NC_T4
- NC12 T5 TP_SB_NC_T5
- NC13 T6 TP_SB_NC_T6
- NC14 T7 TP_SB_NC_T7
- NC15 T8 TP_SB_NC_T8
- NC16 U1 TP_SB_NC_U1
- NC17 U2 TP_SB_NC_U2
- NC18 U3 TP_SB_NC_U3
- NC19 U4 TP_SB_NC_U4
- NC20 U5 TP_SB_NC_U5
- NC21 U6 TP_SB_NC_U6
- NC22 V1 TP_SB_NC_V1
- NC23 V2 TP_SB_NC_V2
- NC24 V3 TP_SB_NC_V3
- NC25 V4 TP_SB_NC_V4
- NC26 W1 TP_SB_NC_W1
- NC27 W3 TP_SB_NC_W3
- NC28 Y1 TP_SB_NC_Y1
- NC29 Y3 TP_SB_NC_Y3



Master: Fizzy

USB Host Interfaces

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6482	I
SCALE	SHT	OF
NONE	91	103



APPLE COMPUTER INC.

DRAWING

LAST_MODIFIED=Mon Dec 13 20:02:45 2004

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PROVIDED	USB2	USB2_PORT1_F
BY	USB2	USB2_PORT1_N_F
USB	USB2	USB2_PORT2_F
CONTROLLER	USB2	USB2_PORT2_N_F
	USB2	USB2_PORT3_F
	USB2	USB2_PORT3_N_F

Page Notes

Power aliases required by this page:
 - PP5V_PWRON_USB
 - PP5V_PWRON_UDASH
 - PP3V3_PWRON_UDASH
 - PP3V3_PWRON_BT

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)



NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

91 USB2_PWREN<0> <ALIAS> TP USB2_PWREN<0> <MAKE_BASE=TRUE>
 91 USB2_PWREN<1> <ALIAS> TP USB2_PWREN<1> <MAKE_BASE=TRUE>
 91 USB2_PWREN<2> <ALIAS> TP USB2_PWREN<2> <MAKE_BASE=TRUE>
 91 USB2_PWREN<3> <ALIAS> TP USB2_PWREN<3> <MAKE_BASE=TRUE>
 91 USB2_PWREN<4> <ALIAS> TP USB2_PWREN<4> <MAKE_BASE=TRUE>

External USB Ports



USB Device Interfaces

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	OF	
NONE	92	103	

Page Notes

Power aliases required by this page:
 - _PP3V3_PWRON_MODEM
 Spec Load: 0.5 A active, 3 mA auxiliary

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



- From Intel Mobile Audio/Modem Daughter Card Specification Rev 1.0, February 22, 1999
- | | |
|----------------------|---------------------|
| 1 - MONO_OUT/PC_BEEP | 2 - AUDIO_PWRON |
| 3 - GND | 4 - MONO_PHONE |
| 5 - AUXA_RIGHT | 6 - RESERVED |
| 7 - AUXA_LEFT | 8 - GND |
| 9 - CD_GND | 10 - 5Vmain |
| 11 - CD_RIGHT | 12 - RESERVED |
| 13 - CD_LEFT | 14 - RESERVED |
| 15 - GND | 16 - PRIMARY_DN |
| 17 - 3.3Vaux | 18 - 5Vd |
| 19 - GND | 20 - GND |
| 21 - 3.3Vmain | 22 - AC97_SYNC |
| 23 - AC97_SDATA_OUT | 24 - AC97_SDATA_INB |
| 25 - AC97_RESET# | 26 - AC97_SDATA_INA |
| 27 - GND | 28 - GND |
| 29 - AC97_MSTRCLK | 30 - AC97_BITCLK |

Modem Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT OF		
NONE	94 OF		103

D

D

C

C

B


B

A

A

www.laptop-schematics.com

www.laptop-schematics.com



AUDIO: CODEC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	NONE	SHT	OF
		95	103

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49



AUDIO: LINE INPUT AMP


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	NONE	SHT OF	96 OF 103


LINE OUT LOW-PASS FILTER

FC = 37 KHZ, HO = -1.4



LINE OUT AMP

APPLE P/N 353S0687



AUDIO: LINE OUT AMP

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT OF		
NONE	98 OF		103

SPEAKER AMP
APPLE P/N 353S0680



GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS




AUDIO: SPEAKER AMP

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT OF		
NONE	100		103


LINE IN JACK

APPLE P/N 514-0203





SPEAKER CABLE CONNECTOR

APPLE P/N 518-0138




LINE IN PLUG DETECT

AUDIO_IN_DET0_L = LOW: PLUG INSERTED
AUDIO_IN_DET0_L = HIGH: PLUG NOT INSERTED




LINE OUT PLUG DETECTS

AUDIO_LO_DET_L = LOW: PLUG INSERTED
AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED



LINE OUT JACK

APPLE P/N 514-0204




AUDIO: Q45 CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	SHT	101	103
NONE			

5V POWER SUPPLY FOR THE HEADPHONES/LINE OUT AMP




4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP


APPLE P/N 353S0733




AUDIO GROUND RETURNS



MICROPHONE IMPEDANCE MATCHING CIRCUIT



UNUSED GPIO TERMINATIONS



AUDIO: Q45 POWER SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6482	I
SCALE	NONE	SHT OF	102 OF 103

