

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING		REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
		B		397477	PRODUCTION RELEASED	DATE	DATE
						08/31/05	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447 MAXBUS INTERFACE
6	MPC7447 DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M10 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M10 LVDS/TMDS/GPIO & GPU VCORE
21	M10 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


SCHEM, MLB, PB15

Mon Aug 29 19:19:29 2005

BOM OPTIONS (IN COMMON PARTS)


STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
SSCG	NO_SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
USB_MODEM	SOFT_MODEM
GPU_PWRMSR	INT_TMDS
GPU_SS	
VGA_BUFFER_RES	
EXT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6888	1	SCHEM,MLB,PB15	SCH1	
820-1441	1	PCBF,MLB,PB15	PCB1	
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	EEE:T9Q	DMS630-7112
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	EEE:T9R	DMS630-7113


DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	ENG APPD	MFG APPD		
X.XXX :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		SCALE NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	SCHEM, MLB, PB15 "
				DRAWING NUMBER	REV. B
				051-6888	
				SHT 1 OF 40	

D
C
B
A

D
C
B
A



POWER SYSTEM ARCHITECTURE




PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 10
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION




BOARD HOLES

CHASSIS MOUNTS


ASICS HEATSINK MOUNTS




I/O AREA




INVERTER



MECH. HOLES




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	NONE	SHT	4 OF 40



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33782748	1	IC,APOLLO7,1.11,1.25GHZ,1.3V CORE,85C	U56	CRITICAL	CPU_BST
33782732	1	IC,APOLLO7,1.11,1.0GHZ,1.2V CORE,85C	U56	CRITICAL	CPU_BTR



OMIT
 U56
 1.0GHZ
 APOLLO_MPC7447_360
 BGA
 (1 OF 3)
 MPC7447

MPC7447 MAXBUS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6888	REV. B
	SCALE NONE	SHEET 5 OF 40	


D
C
B
A



BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1135	1	009-6240 FW GT4 BBANGER MCU, PROGRAMMED W/ BBANGER	U54	BBANG




MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	NONE	SHT	OF
		6	40

CPU PLL CONFIG CIRCUITRY




STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X

CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG	
	167MHZ	133MHZ	4 E	0123 ABCD HEX
0.0X	PLL OFF		0	1111 0F
1.0X	PLL BYPASS		0	0011 03
2.0X	333	267	0	0100 04
3.0X	500	400	0	1000 08
4.0X	667	533	0	1010 0A
5.0X	833	667	0	1011 0B
5.5X	917	733	0	1001 09
6.0X	1000	800	0	1101 0D
6.5X	1083	867	0	0101 05
7.0X	1167	933	0	0010 02
7.5X	1250	1000	0	0001 01
8.0X	1333	1067	0	1100 0C
8.5X	1417	1133	0	0110 06
9.0X	1500	1200	1	0111 17
9.5X	1583	1267	0	0111 07
10.0X	1667	1333	1	1010 1A
10.5X	1750	1400	1	1000 18
11.0X	1833	1467	1	1001 19
11.5X	1917	1533	0	0000 00
12.0X	2000	1600	1	1011 1B
12.5X	2083	1667	1	1111 1F
13.0X	2167	1733	1	0101 15
13.5X	2250	1800	0	1110 0E
14.0X	2333	1867	1	1100 1C
15.0X	2500	2000	1	0001 11
16.0X	2667	2133	1	1101 1D
17.0X	2833	2267	1	0000 10
18.0X	3000	2400	1	0010 12
20.0X	3333	2667	1	0011 13
21.0X	3500	2800	1	0100 14
24.0X	4000	3200	1	0110 16
28.0X	4667	3733	1	1110 1E

CPU CONFIGURATION



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6888	B
SCALE	SHT	7 OF 40
NONE		


INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:


- 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELDPT1SPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE


MAXBUS PULL-UPS




INTREPID BOOT STRAPS





BIT 32 TO 39




BIT 40 TO 47



BIT 48 TO 55



BIT 56 TO 63



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	NONE	SHT	8 OF 40

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS




MEM_VREF



1MB BOOT ROM



Weak pulldowns ensure CKEs stay low after 2.5V I/O to Intrepid shuts off.




INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND




16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	SHT	10 OF 40	
NONE			



NOTE: The SODIMM connector has a through-hole slot on the PCB for additional mounting




DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-6888	REV.: B
	SCALE: NONE	SHEET: 11 OF 40	

ADDR=0XA0 (WR) / 0XA1 (RD) ADDR=0XA2 (WR) / 0XA3 (RD)



AGP PULL-UPS/PULL DOWNS

PCI PULL-UPS


AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE


INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	SHT	12 OF 40	
NONE			



ENET_TXD SERIES TERMINATION



BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11			
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11			
AC-WR			DASH MODEM	N/A
AD-WR			J14 - PG 25	
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6			
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 23 (LMU on RUX Brd.)			
5C-WR		FAN CONTROLLER	N/A	N/A
5D-RD		U52 - PG 25		
6A-WR			SNAPPER SOUND	N/A
6B-RD			J2 - PG 25	
D2-WR		CLOCK SLEW SSCG	N/A	N/A
D3-RD		U30 - PG 14		

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TRSTSELS (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ

INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6888	B
SCALE	SHT	13 40
NONE		




APPLE COMPUTER INC.

USB PORT ASSIGNMENTS


PORT A - PORT D/UNUSED



PORT E/BLUETOOTH



PORT F/MODEM





INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-6888	B
SCALE	SHT	OF
NONE	14	40




HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD.DTO_B_H
2	MOD_SYNC_B_H
1	MOD.DTI_B_H
0	JTG.TDO_H

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19780004	19780035	100K	Y2	Alt. for Sward Part







Intrepid Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6888	REV. B
	SCALE NONE	SHEETS 15	OF 40



Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	SHEET	OF	
NONE	16	40	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038		Y1	Alt. for Sward Part

USB 2.0

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	NONE	SHT	17 OF 40



PC CARD/CARBUS CONNECTOR



CARBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	NONE	SHT	OF
		18	40

SIL1162 DVI-Compliant Transmitter

Ext. TMD5 source termination



M10 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19750318	19750048		G1	Alt. for Siward Part

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	NONE	SHT	19 OF 40


FOR 2.5 VDDR1
 MEMVMODE0=1.8V
 MEMVMODE1=GND

FOR 1.8 VDDR1
 MEMVMODE0=GND
 MEMVMODE1=1.8V




Int. TMDs Termination

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
 CNF LINE SHOULD BE ROUTED AS ANIL SURFACE
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS




Place all TMDs 10 ohms close to GPU



GPU Vcore SUPPLY

WHEN VCORE_CNTL HIGH => 1.2V
 $1.2V = 0.8V * (1 + R329 / (R328 // R330))$
 WHEN VCORE_CNTL LOW => 1.0V
 $1.0V = 0.8V * (1 + R329 / R330)$



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11487501	3	RES,MTL FILM,1/16W,75OHM 0402	R346,R342,R341	?

M10 CORE PWR/LVDS/TMDs


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6888	B
SCALE	SHT	20 OF 40
NONE		

APPLE COMPUTER INC.




EXTERNAL VIDEO (DVI) INTERFACE



Power key detect path when system is shutdown or asleep... DDC_CLK is isolated from NV17M during SHUTDOWN. When power key on remote device is pressed, 5V will be driven into DDC_CLK. Since host rails will be low, TP0610 will turn on, driving SOFT_PWR_ON_L low. As host rails rise, TP0610 will turn off, as will remote device path into DDC_CLK. Isolation will be disabled as well.


DVI POWER SWITCH



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
152S0214	3	IND, FERRITE, 27NH, 10%, 0805	L49, L43, L40	?
152S0210	3	IND, FERRITE, 27NH, 10%, 0805	L50, L44, L41	?
131S1114	3	CAP, CER, 1.5PF, +/- .25PF, 0402	C642, C635, C632	?
131S1121	3	CAP, CER, 8.2PF, +/- .25PF, 0402	C641, C634, C631	?


LCD INTERFACE

LVDS INTERFACE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES

INVERTER INTERFACE



VIDEO CONNECTORS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	SHT	22 40	
NONE			


Place GND shorts at graphics controller

Place GND shorts at graphics controller


LMU/RIGHT SENSOR CONNECTOR




LEFT LIGHT SENSOR CONNECTOR




DEBUG HELPERS





SLEEP LED



TOP CONTACT ZIF KEYBOARD CONN



TRACKPAD/PWR BTN CONN



KEYBOARD PULLUPS



KEYBOARD/TPAD/SLEEP LED

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION
PLACE TERMINATORS NEAR INTREPID





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN
+5V_HD_SLEEP AND +3V_SLEEP

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516S0152	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 50P, GOLD	J12	CRITICAL	?
516S0152	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 50P, GOLD	J13	CRITICAL	?

INTERNAL I/O CONNECTORS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6888	B
SCALE	SHT	24 OF 40
NONE		


IOCHRDRY - UATA100 REQUIRES PULL-UP TO 3.3V

LEFT I/O & AUDIO BOARD (LIO)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516S0154	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 40P, GOLD	J3	CRITICAL	?



PLACE CLOSE TO CPU MAIN1




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2






PLACE UNDERNEATH UPPER RAM ALTERNATE1




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER



PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2




USB MODEM/SOFT MODEM




MODEM I2C ADDR ASSIGNED VIA FLEX CABLE

RIGHT USB BOARD




SERIAL DEBUG INTERFACE




FAN INTERFACE


FAN CONTROLLER



CPU FAN



GPU FAN



FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	NONE	SHT	25 OF 40


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
338S0223	338S0079	?	U43	ALT for REV.B1

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



U43 88E1111

CTRL10

DVDD

VDDO

VDDOH

VDDOX

AVDD

MDI0+

MDI0

MDI1+

MDI1

MDI2+

MDI2

MDI3+

MDI3

LED_LINK10

LED_LINK100

LED_LINK1000

LED_DUPLEX

LED_RX

LED_TX

CONFIG0

CONFIG1

CONFIG2

CONFIG3

CONFIG4

CONFIG5

CONFIG6

TDI

TDO

TCK

TMS

TRST

RSET

SEL_OSC

SEL_2.5V

GND

CONFIG DEFINITIONS		CONFIG INPUTS			
PIN	BIT[2:0]	PIN	BIT[2]	BIT[1]	BIT[0]
VDDO	111	CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
LED_LINK10	110	CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
LED_LINK100	101	CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
LED_LINK1000	100	CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
LED_DUPLEX	011	CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
LED_RX	010	CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
LED_TX	001	CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM
VSS	000				

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6888	B
SCALE	SHT	26 OF 40
NONE		



APPLE COMPUTER INC.



DSx Strap Options
 0 = Bilingual port
 1 = A-only port

CRITICAL
 U37
 LM2594
 VIN
 FB
 VOUT
 GND ON/OFF

CRITICAL
 U44
 LTC1761RS5-BYP
 SOT-23-1
 IN
 OUT
 CRITICAL
 ADJ
 BYP
 GND

CRITICAL
 U38
 LT1962-ADJ
 MSOP
 IN
 OUT
 ADJ
 BYP
 SHDN
 GND

CRITICAL
 U36
 TSB81BA3A
 PQFP
 (SYM_VERT)
 SN0201029PFP

AVDD 3.3
 DVDD 1.8
 DVDD 3.3
 PLL VDD 1.8
 PLL VDD 3.3

DS0
 DS1
 LCLK
 LPS
 LREQ
 LREQ
 PC0
 PC1
 PC2
 PD
 BMODE
 CPS
 D0
 D1
 D2
 D3
 D4
 D5
 D6
 D7
 RESETZ
 SE
 SM
 TESTM
 VREG_PD
 THRML PAD
 AGND
 DGND
 PLLGND

PCLK
 PINT
 CNA
 CTL0
 CTL1
 (DS2) C/LKON
 TPA0+
 TPA0-
 TPA1+
 TPA1-
 TPA2+
 TPA2-
 TPB0+
 TPB0-
 TPB1+
 TPB1-
 TPB2+
 TPB2-
 TPBIAS0
 TPBIAS1
 TPBIAS2
 XI
 XO
 RO
 R1

CLKFW_PHY_LCLK
 FW_PHY_LPS
 FW_PHY_LREQ
 FW_PHY_LREQ
 FW_PC_PU
 FW_PC_PD
 FW_BMODE
 FW_CPS
 FW_PHY_DATA<0>
 FW_PHY_DATA<1>
 FW_PHY_DATA<2>
 FW_PHY_DATA<3>
 FW_PHY_DATA<4>
 FW_PHY_DATA<5>
 FW_PHY_DATA<6>
 FW_PHY_DATA<7>
 FW_PHY_RESET_L
 FW_INPUT_PD
 FW_TESTM
 FW_VREG_PD

FW_PHY_CNTRL<0>
 FW_LINK_CNTRL<0>
 FW_PHY_CNTRL<1>
 FW_LINK_CNTRL<1>
 CLKFW_PHY_PCLK
 CLKFW_LINK_PCLK
 FW_PHY_CNTRL<2>
 FW_LINK_CNTRL<2>
 FW_CNTRL<1>
 FW_CNTRL<2>
 FW_CNTRL<3>
 FW_CNTRL<4>
 FW_CNTRL<5>
 FW_CNTRL<6>
 FW_CNTRL<7>

FW_TPOOP
 FW_TPOON
 FW_TPALP
 FW_TPAIN
 FW_TPIOP
 FW_TPION
 FW_TPBLP
 FW_TPBIN

FWB-RX
 FWA-RX
 FWB-TX
 FWA-TX

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
19780052	19780011		G2	Alt. for SunnyEMI Part

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	27	B
DRAWING NUMBER		REV.	
D 051-6888		B	
SCALE		SHT	
NONE		27	
		40	

CAPACITOR IN CONJUNCTION WITH INTERNAL PULLUP PROVIDES RESET PULSE WHEN PHY FIRST RECEIVES POWER


PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC



AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)
BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33




FIREWIRE PORTS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	NONE	SHT	OF
		28	40



UNDERVOLTAGE RESET CIRCUIT



PMU KEYBOARD RESET CIRCUIT



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041		Y4	Alt. for Sward Part

ADAPTER IDS			
ADAPTER	ID RANGE	PIN VOLTAGE	
Q11 (65W)	1.65-2.31V	2.007-2.066V	
A29 (45W)	2.31-2.97V	2.558-2.661V	
AIRLINE	0.33-0.99V	0.589-0.663V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U29	

CPU_VCORE_HI_OC/PMU_AP should have a pullup for coming out of reset. M16 will have a pull-up to +3V_MAIN or +3V_SLEEP which will act as our pullup since both are off during PMU reset.

(PMU_AP)

AVCC

AVSS

VCC

VSS

OMIT

U29

M16C62

FLAS

P00_D0

P01_D1

P02_D2

P03_D3

P04_D4

P05_D5

P06_D6

P07_D7

P10_D8

P11_D9

P12_D10

P13_D11

P14_D12

P15_D13_INT3

P16_D14_INT4

P17_D15_INT5

P20_A0_D0

P21_A1_D1_D0

P22_A2_D2_D1

P23_A3_D3_D2

P24_A4_D4_D3

P25_A5_D5_D4

P26_A6_D6_D5

P27_A7_D7_D6

P30_A8_D7

P31_A9

P32_A10

P33_A11

P34_A12

P35_A13

P36_A14

P37_A15

P40_A16

P41_A17

P42_A18

P43_A19

P44_CS0

P45_CS1

P46_CS2

P47_CS3

BYTE

XOUT

XIN

RESET

VREF

CVSS

VSS

AVSS

P100_AN0

P101_AN1

P102_AN2

P103_AN3

P104_AN4_KI0

P105_AN5_KI1

P106_AN6_KI2

P107_AN7_KI3

AVSS

AVCC

VCC

VSS

OMIT

U29

M16C62

FLAS

P00_D0

P01_D1

P02_D2

P03_D3

P04_D4

P05_D5

P06_D6


P07_D7

PMU

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV.
 D 051-6888 B
 SCALE: NONE SHT: 29 OF 40



12.8V PBUS SUPPLY

PMU SUPPLY


BACKUP BATTERY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	SHT		
NONE	31		40

3.3V/5V MAIN SUPPLY



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
 3V START TO TURN ON ~25MS AFTER DCDC_EN_L
 DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

THIS SIGNAL IS OPEN COLLECTOR TO GND WHEN POWER IS NOT GOOD
 220PF IS USED TO QUIET NOISE ON PGOOD ONCE INTERNAL OPEN DRAIN IS DISENGAGED

DISTRIBUTE CAPS ALONG TOP EDGE AND FAN CUT-OUT

DCDC_EN TRUTH TABLE

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4_6V_BU	+3V_PMU	VOLTAGE

SLEEP LEVEL SHIFTER (3V -> 5V)


- +5V_SLEEP LOADS**
- 1) FAN
 - 2) Headphone amplifier
 - 3) OPTICAL DRIVE
 - 4) DVI
 - 5) TRACKPAD

- +3V_SLEEP LOADS**
- 1) CPU PLL CONFIG CONTROL
 - 2) INTREPID - I2C PULLUPS & OSCILLATOR
 - 3) MAP31 - 3V RAIL (IF USING D3COLD)
 - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
 - 5) LVDS DDC PULL-UPS
 - 6) DVI LEVEL SHIFTERS & PULLUPS & HPD
 - 7) BOOT BANNER
 - 8) HARD DRIVE (IF USING 3V LOGIC)
 - 9) WIRELESS
 - 10) PMU - I2C PULLUPS

3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6888	REV. B
	SCALE NONE	SHEETS 32	TOTAL 40




VCORE POWER SEQUENCING


CPU core follows CPU I/O voltage (approx. 7ms delay)



MAXBUS SLEEP CPU VCORE_PWR_SEQ CPU VCORE_SEQ L CPU VCORE_SEQ HI OC SLEEP L L65 DCDC_EN



MAX1717 VID INPUTS ARE 3.3-5V TOLERANT




Note: No stuff R67 to set skip mode of Vcore


OUTPUT VOLTAGE

Table with columns V_DAC, D4=0, D4=1, D3, D2, D1, D0 and rows of voltage values from 2.00 to 1.30.

1.175V->1.025V 1.300V->1.075V 1.225V->1.050V



Keep trace fat (40-100 mils) and short!!



GROUND SENSE VOLTAGE DIVIDER This allows for an offset to the ground sense to adjust the output voltage.

VREF = 2.0V, HENCE VOFFSET = 2.0V * (Rb / Ra) AND VCORE = VDVC + VOFFSET.

NOTE: Ra NO STUFFED FOR NO OFFSET CASE

(CPU Vcore value with offset) 1.25Ghz 1.335V->1.080V 1.0Ghz 1.235V->1.060V

CONNECT MAX1717 GND pin 13 to GND at bottom-side FET

Keep trace fat and short!!



FOR V-STEP: When A/B_ is high (fast): D4-D0 read as-is

When A/B_ is low (slow): <=1K-ohm -> 0

>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V A = V B.



ROUTE AS DIFFERENTIAL PAIR

Fmax Test Connections

Table for V-STEP with columns D<4..0>, A/B_ =, Hi/Fast, Lo/Slow.

When A/B_ is high (fast): D4-D0 read as-is


When A/B_ is low (slow): <=1K-ohm -> 0

>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V A = V B.


NOTE: When U15 MUX is removed => NO SW Support, R794, R795, R796, R797, R798 have to be stuffed

Table with columns PART# (126S0036), QTY (7), DESCRIPTION (CAP, AL, POLY, 8.2uF, 20%, 16V, V), REFERENCE DESIGNATOR(S) (C51, C52, C77, C78, C91, C92, C111), CRITICAL, BOM OPTION.



Sense resistor R65 may not be needed!


Keep trace fat and short!!




Keep trace fat and short!!



Keep trace fat and short!!



Keep trace fat and short!!




Keep trace fat and short!!




Keep trace fat and short!!



Keep trace fat and short!!



Keep trace fat and short!!



Keep trace fat and short!!

VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. logo and drawing information: SIZE D, DRAWING NUMBER 051-6888, REV. B, SCALE NONE, SHEET 33 OF 40.

Table with columns PART# (116S1000, 114S3573), QTY (1), DESCRIPTION (RES, MF, 0 ohm, 5%, 1/16W, 0402, SMD), REFERENCE DESIGNATOR(S) (R65, R97), CRITICAL, BOM OPTION.

Table with columns PART NUMBER (128S0022), ALTERNATE FOR PART NUMBER (128S0034), BOM OPTION (?), REF DES (C774, C781, C788, C793, C797, C802), COMMENTS.

1.5V/2.5V SWITCHER


+1_5V_SLEEP LOADS
 1) AGP I/O - IF USING D3COLD
 2) MAXBUS I/O - IF 1.5V INTERFACE

+1_5V_MAIN LOADS
 1) INTREPID CORE

+2_5V_MAIN LOADS
 1) MAP31 - FBCORE/PBIO IF USING D3HOT
 2) GIGABIT ETHERNET - AVDDL
 3) DDR SODIMMS - CORE/IO
 4) DDR MUXES

M10 Power Shut down Sequencing

+2_5V_SLEEP LOADS
 1) FBCORE/PBIO IF USING D3COLD




1.8V SWITCHER

+1_8V_MAIN LOADS
 1) INTREPID PLLS

+1_8V_SLEEP LOADS
 1) MPC7447 - MAXBUS I/O - IF 1.8V INTERFACE
 2) CPU JTAG & MaxBus Pull-ups
 3) CPU PLL Config Straps

1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6888	B
SCALE	SHT	34 40	
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
MAXBUS	CPU_BACK_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
	CPU_ARTRY_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_BK_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_CT_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
	CPU_DATA<32..63>	L:S:1100:2700	8		(250)			
	CPU_DBG_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_DTI<0..2>	L:S:1500:2950	7		(250)			
	CPU_DRDY_L	L:S:1500 MTL:3200 MTL 7	7		(250)			
	CPU_GBL_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_HIT_L	L:S:1500 MTL:2800 MTL 7	7		(250)			
	CPU_OACK_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_QREQ_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_TA_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_TBST_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_TFA_L	L:S:1500 MTL:3000 MTL 7	7		(250)			
	CPU_TS_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)			
	CPU_TT<0..4>	L:S:1500:3400	7		(250)			
	CPU_WT_L	L:S:1500 MTL:3100 MTL 7	7		(250)			

PRIORITY: 4
 PRIMARY LAYERS: 9
 SECONDARY LAYERS: 4,7
 GOAL: MINIMIZE TH VIAS

STUB_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

Temporary Area for TMDS/DVO signal constraints

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

GPU_TMDS_CLKN	GPU_CLKTMDS	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	5	19 20
GPU_TMDS_CLKP	GPU_CLKTMDS	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	5	19 20
GPU_TMDS_DN<0>	GPU_TMDS_D0	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
GPU_TMDS_DP<0>	GPU_TMDS_D0	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
GPU_TMDS_DN<1>	GPU_TMDS_D1	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
GPU_TMDS_DP<1>	GPU_TMDS_D1	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
GPU_TMDS_DN<2>	GPU_TMDS_D2	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
GPU_TMDS_DP<2>	GPU_TMDS_D2	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
SI_TMDS_CLKN	SI_CLKTMDS	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	5	19
SI_TMDS_CLKP	SI_CLKTMDS	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	5	19
SI_TMDS_DN<0>	SI_TMDS_D0	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19
SI_TMDS_DP<0>	SI_TMDS_D0	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19
SI_TMDS_DN<1>	SI_TMDS_D1	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19
SI_TMDS_DP<1>	SI_TMDS_D1	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19
SI_TMDS_DN<2>	SI_TMDS_D2	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19
SI_TMDS_DP<2>	SI_TMDS_D2	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

ATI_DVOD<11..0>	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610			19 20
ATI_DVOD_DE	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000			19 20
ATI_DVO_HSYNC	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000			19 20
ATI_DVO_VSYNC	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000			19 20
ATI_DVO_CLKP	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000	165.0 MHz:::		19 20
GPU_DVOD<11..0>	GPUDVOD:G:L:S:0 MTL:50 MTL	6	700			19
GPU_DVOD_DE	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000			19
GPU_DVO_HSYNC	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000			19
GPU_DVO_VSYNC	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000			19
GPU_DVO_CLKP	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000	165.0 MHz:::		19
TMDS_CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22 29
TMDS_CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22 29
TMDS_CONN_DN<0>	CONN_TMDS_D0	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22
TMDS_CONN_DP<0>	CONN_TMDS_D0	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22
TMDS_CONN_DN<1>	CONN_TMDS_D1	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22
TMDS_CONN_DP<1>	CONN_TMDS_D1	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22
TMDS_CONN_DN<2>	CONN_TMDS_D2	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22
TMDS_CONN_DP<2>	CONN_TMDS_D2	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6888	B
	SHT	36	40

8

7

6

5

4

3

2

1

Digital Signals (cont'd)

Differential Signals

Table with columns: GROUP, SIG_NAME, PROPAGATION_DELAY, MAX_VIAS, MAX_EXPOSED_LENGTH, STUB_LENGTH, NET_SPACING_TYPE, NO_TEST, PULSE_PARAM. Rows include AGP, PCI, ULTRA ATA-100, EIDE INTREPID, OPTICAL, ETHERNET MII, and FIREWIRE MII.

Table with columns: GROUP, SIG_NAME, DIFFERENTIAL_PAIR, RELATIVE_PROPAGATION_DELAY, MAX_EXPOSED_LENGTH, NET_SPACING_TYPE, MAX_VIAS. Rows include FIREWIRE, ETHERNET, LVDS, UPPER, TMD5, USB 1.1, USB 2.0, POWER SUPPLIES, and THERMOSTAT.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS
Clear adjacent power plane!
Zo will be lower due to asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS


LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.6MIL (TRACE WIDTH)
S = 7MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS

LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, TOTAL SHEETS. Values: D, 051-6888, B, NONE, 37, 40.



FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.
 FUNC_TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.
 FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
SCAN/TEST	122 JTAG ASIC TMS	TRUE		13 26	
	123 JTAG ASIC TDI	TRUE		13	
	124 JTAG ASIC TDO TP	TRUE		26	
	125 JTAG ASIC TCK	TRUE		13 26	
	126 JTAG ASIC TRST L	TRUE		13 26	
	127 CPU CHKSTP_OUT_L	TRUE		5	
	128 CPU SRESET_L	TRUE		5	
	129 CPU HRESET_L	TRUE		5 4 7	
	130 JTAG CPU TMS	TRUE		5 4	
	131 JTAG CPU TDI	TRUE		5 4	
	132 JTAG CPU TDO TP	TRUE		5	
	133 JTAG CPU TCK	TRUE		5 4	
	134 JTAG CPU TRST L	TRUE		5 4	
	135 INT_JTAG_TDI	TRUE		13	
	136 INT_TST_MONIN_PD	TRUE		13	
	137 INT_TST_MONOUT_TP	TRUE		13	
	138 INT_TST_PLKEN_PD	TRUE		13	
	139 INT_I2C_CLK0	TRUE		6 11 13 23	
	140 INT_I2C_DATA0	TRUE		6 11 13 23	
	141 INT_I2C_CLK1	TRUE		13 14 25	
142 INT_I2C_DATA1	TRUE		13 14 25		
PWR/GND	143 +PBUS	TRUE		38	
	144 +24V_PBUS	TRUE		38	
	145 GPU_VCORE	TRUE		19 20 38	
	146 1778_VFB	TRUE		20 38	
	147 CPU_VCORE_SLEEP	TRUE		5 13 38	
	148 VCORE_FB	TRUE		5 13 38	
	149 +1_8V_MAIN	TRUE		38	
	150 +2_5V_MAIN	TRUE		38	
	151 +5V_MAIN	TRUE	2	38 39	
	152 +5V_SLEEP	TRUE	2	38 39	
	153 +3V_MAIN	TRUE	4	23 38	
	154 +3V_PMU	TRUE		38 IN	
	CARDBUS	155 CBUS_DET_1_L	TRUE		2000
		156 CBUS_DET_2_L	TRUE		2000
		157 TMD5_DN<0...2>	TRUE		19 22 37
158 TMD5_DP<0...2>		TRUE		19 22 37	
159 TMD5_CONN_CLKN		TRUE		1000	
160 TMD5_CONN_CLKP		TRUE		1000	
161 VGA_R		TRUE		1000	
162 VGA_G		TRUE		1000	
163 VGA_B		TRUE		1000	
164 VGA_HSYNC		TRUE		1000	
165 VGA_VSYNC		TRUE		1000	
166 DVI_DDC_CLK_UP		TRUE		1000	
167 DVI_DDC_DATA_UP		TRUE		1000	
168 DVI_HPD_UP		TRUE		1000	
169 +5V_DDC_SLEEP		TRUE		2000	
LVDS	170 LVDS_L0N	TRUE	2	2000 IN	
	171 LVDS_L0P	TRUE	6	2000 IN	
	172 LVDS_L1N	TRUE		1000	
	173 LVDS_L1P	TRUE		1000	
	174 LVDS_L2N	TRUE		1000	
	175 LVDS_L2P	TRUE		1000	
	176 CLKLVDS_LN	TRUE		1000	
	177 CLKLVDS_LP	TRUE		1000	
	178 LVDS_DDC_CLK	TRUE		1000	
	179 LVDS_DDC_DATA	TRUE		1000	
	180 +3V_LCD	TRUE	2	2000	
	181 +3V_SLEEP	TRUE	2	2000	
	182 +14V_INV	TRUE	6	1000 IN	
	183 +5V_INV_SW	TRUE		2000	
	184 BRIGHT_PWM	TRUE		2000	
185 INV_GND	TRUE		2000		
S-VIDEO	186 TV_C	TRUE		1000 IN	
	187 TV_Y	TRUE		1000	
	188 TV_COMP	TRUE		2000	
	189 TV_GND1	TRUE		2000	
	190 TV_GND2	TRUE		2000	
	191 INT_I2S0_SND_TO_DAC	TRUE		1000	
	192 INT_I2S0_SND_LRCLK	TRUE		1000	
	193 INT_I2S0_SND_MCLK	TRUE		1000	
	194 INT_I2S0_SND_SCLK	TRUE		1000	
	195 INT_I2S0_SND_FROM_ADC	TRUE		1000	
	196 SND_HP_MUTE_L	TRUE		1000	
	197 SND_AMP_MUTE	TRUE		1000	
	198 SND_HW_RESET_L	TRUE		1000	
	199 SND_HP_SENSE_L	TRUE		1000	
	200 SND_LIN_SENSE_L	TRUE		1000	
LIO	201 INT_I2C_CLK2	TRUE		1000	
	202 INT_I2C_DATA2	TRUE		1000	
	203 ADAPTER_DET	TRUE		1000	
	204 CHARGE_LED_L	TRUE		1000	
	205 NEC_LUSB_OCI_UF	TRUE		1000	
	206 NEC_LUSB_PPON	TRUE		1000	
	207 +5V_MAIN	TRUE	2	2000	
	208 +5V_SLEEP	TRUE	2	3000	
	209 +3V_SLEEP	TRUE		2000	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
USB	210 NEC_USB_DAM	TRUE		17 25 37	
	211 NEC_USB_DAP	TRUE		17 25 37	
	212 NEC_USB_DBM	TRUE		17 25 37	
	213 NEC_USB_DBP	TRUE		17 25 37	
	214 BT_USB_DM	TRUE		14 25 37	
	215 BT_USB_DP	TRUE		14 25 37	
	216 MODEM_USB_DM	TRUE		14 25 37	
	217 MODEM_USB_DP	TRUE		14 25 37	
	218 NEC_RUSB_PPON	TRUE		17 25	
	219 NEC_RUSB_OCI_UF	TRUE		17 25	
	220 PCI_AD<0...31>	TRUE	1000	9 12 17 18 24 37	
	221 PCI_FRAME_L	TRUE	1000	12 17 18 24 37	
	222 PCI_TREQ_L	TRUE	1000	12 17 18 24 37	
	223 PCI_IRQY_L	TRUE	1000	12 17 18 24 37	
	224 PCI_DEVSEL_L	TRUE	1000	12 17 18 24 37	
	225 PCI_STOP_L	TRUE	1000	12 17 18 24 37	
	226 PCI_PAR	TRUE	1000	12 17 18 24 37	
	227 AIRPORT_PCI_REQ_L	TRUE	1000	12 24	
	228 AIRPORT_PCI_GNT_L	TRUE	1000	12 24	
	229 AIRPORT_PCI_INT_L	TRUE	1000	12 24	
230 MAIN_RESET_L	TRUE	1000	14 17 18 19 24 29		
231 CLK33M_AIRPORT	TRUE	1000	12 24 35		
232 PMU_PME_L	TRUE	1000	14 17 24 29		
233 ROM_ONBOARD_CS_L	TRUE	1000	9 24		
234 ROM_OE_L	TRUE	1000	9 12 24		
235 ROM_CS_L	TRUE	1000	9 12 24		
236 ROM_RW_L	TRUE	1000	9 12 24		
237 RF_DISABLE_L	TRUE	1000	24		
238 AIRPORT_CLKRUN_L	TRUE	1000	24		
239 +3V_AIRPORT	TRUE	2000	38		
240 TRUE	TRUE	6	1000 IN		
OPTICAL	241 EIDE_OPTICAL_DATA<0...15>	TRUE		2000	
	242 EIDE_OPTICAL_DMA_HQ	TRUE		2000	
	243 EIDE_OPTICAL_READ_L	TRUE		2000	
	244 EIDE_OPTICAL_DMAACK_L	TRUE		2000	
	245 EIDE_OPTICAL_ADDR<0...2>	TRUE		2000	
	246 EIDE_OPTICAL_CS0_L	TRUE		2000	
	247 EIDE_OPTICAL_CS1_L	TRUE		2000	
	248 EIDE_OPTICAL_RST_L	TRUE		2000	
	249 EIDE_OPTICAL_WR_L	TRUE		2000	
	250 EIDE_OPTICAL_IOCHRDY	TRUE		2000	
	251 EIDE_OPTICAL_INT	TRUE		2000	
	252 +5V_TPAD_SLEEP	TRUE		3000	
	253 TPAD_F_TXD	TRUE		3000	
	254 TPAD_F_RXD	TRUE		3000	
	255 LID_CLOSED_L	TRUE		3000	
MODEM/SERIAL	256 +3V_HALL_EFFECT	TRUE		3000	
	257 SOFT_PWR_ON_L	TRUE		3000	
	258 COMM_RESET_L	TRUE		4000	
	259 COMM_SHUTDOWN	TRUE		4000	
	260 COMM_RING_DET_L	TRUE		4000	
	261 COMM_TXD_L	TRUE		4000	
	262 COMM_TRXC	TRUE		4000	
	263 COMM_GPIO_L	TRUE		4000	
	264 COMM_DTR_L	TRUE		4000	
	265 COMM_RTS_L	TRUE		4000	
	266 COMM_RXD	TRUE		4000	
	KEYBOARD	267 KBD_ID	TRUE		3000
		268 KBD_INTL	TRUE		3000
		269 KBD_JIS	TRUE		3000
		270 KBD_CAPSLOCK_LED	TRUE		3000
271 KBD_NUMLOCK_LED		TRUE		3000	
272 KBD_FUNCTION_L		TRUE		3000	
273 KBD_COMMAND_L		TRUE		3000	
274 KBD_OPTION_L		TRUE		3000	
275 KBD_CONTROL_L		TRUE		3000	
276 KBD_SHIFT_L		TRUE		3000	
277 KBD_X<0...9>		TRUE		3000	
278 KBD_Y<0...7>		TRUE		3000	
BATTERY		279 +BATT_POS	TRUE	(100 MIL PROBE PREFERRED)	1000
		280 BATT_NEG	TRUE	(100 MIL PROBE PREFERRED)	1000
		281 BATT_CLK	TRUE		1000
	282 BATT_DATA	TRUE		1000	
	283 PMU_BATT_DET_L	TRUE		1000	
	FANS	284 +FAN_PWR	TRUE		3000
285 FAN1_TACH		TRUE		3000	
286 FAN2_TACH		TRUE		3000	
287 FAN1_GND		TRUE		3000	
288 FAN2_GND		TRUE		3000	
ETHERNET		289 MDI_P<0...3>	TRUE		1000
	290 MDI_M<0...3>	TRUE		1000	
FIREWIRE	291 FW_TP00P	TRUE		1000	
	292 FW_TP00N	TRUE		1000	
	293 FW_TP00R	TRUE		1000	
	294 FW_TP10P	TRUE		1000	
	295 FW_TP10N	TRUE		1000	
	296 FW_VF0	TRUE		1000	
297 FW_VGND	TRUE		1000		

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
FIREWIRE (CONT.)	298 FW_TP01P	TRUE		1000	
	299 FW_TP01N	TRUE		1000	
	300 FW_TP11P	TRUE		1000	
	301 FW_TP11N	TRUE		1000	
	302 FW_VF1	TRUE		1000	
DC PWR IN	303 +ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000	
	304 +3V_PMU_RESET	TRUE		20 33	
LMU/ALS	305 ST7_SLEEP_LED_H	TRUE		23	
	306 PMU_SLEEP_LED	TRUE		23	
	307 PMU_LID_CLOSED_L	TRUE		23 29	
	308 LMU_DETECT	TRUE		23	
MISC.	309 SLEEP_LED	TRUE	(100 MIL PROBE PREFERRED)	23	
	310 PMU_KB_RESET_L	TRUE		29	
	311 SLEEP	TRUE		23 25 29 32 34	
	312 PMU_CPU_HRESET_L	TRUE		6 29	
	313 BB_RESET_L	TRUE		6	
	314 +3V_PMU_RESET	TRUE		20 33	
	FIREWIRE (CONT.)	315 FW_TP02P	TRUE		27 28 37
		316 FW_TP02N	TRUE		27 28 37
		317 FW_TP12P	TRUE		27 28 37
		318 FW_TP12N	TRUE		27 28 37
319 FW_VF0		TRUE		28 38	
FIREWIRE (CONT.)	320 FW_VGND	TRUE		39	
	321 FW_TP03P	TRUE		27 28 37	
	322 FW_TP03N	TRUE		27 28 37	
	323 FW_TP13P	TRUE		27 28 37	
	324 FW_TP13N	TRUE		27 28 37	

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6888 REV. B
 SCALE: NONE OF 39 OF 40

