

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING		REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
		B		322174	PRODUCTION RELEASED	DATE	DATE
						04/02/04	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M11 LVDS/TMDS/GPIO & GPU VCORE
21	M11 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLUETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


SCHEM, MLB, PB15

Fri Apr 2 16:49:30 2004


BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EXT_TMDS
GPU_SS	
VGA_BUFFER_RES	
INT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6570	1	SCHEM,MLB,PB15	SCH1	
820-1600	1	PCBF,MLB,PB15	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx : _____	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____	_____	ENG APPD	MFG APPD		
x.xxx : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-6570
				REV. B	SHT 1 OF 44

www.laptop-schematics.com





SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

www.laptop-schematics.com

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	SHT	OF	REV.
NONE	3	44	

www.laptop-schematics.com

PCB SPECS


THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 10
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA




BOARD HOLES CHASSIS MOUNTS


ASICS HEATSINK MOUNTS I/O AREA




INVERTER



MECH. HOLES



GROUND VIAS




BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6570	REV.	B
	SCALE	NONE	SHT	4	OF	44

www.laptop-schematics.com



U56
 1. XXGHZ
 APOLLO7-1. XXV
 BGA
 (1 OF 3)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2855	1	IC, APOLLO7 PM, R1.1.1.50GHZ, 1.24V CORE U56		CRITICAL	CPU_BST
337S2856	1	IC, APOLLO7 PM, R1.1.1.33GHZ, 1.18V CORE U56		CRITICAL	CPU_BTR

(Nap Voltage=0.98V for both Config.)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S1005	1	RES, MF, 1/16W, 100k ohm, 1%, 0402, SMD R449 (R1)			CPU_BTR

MPC7447 MAXBUS
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	SHT	OF	
NONE	5	44	

www.laptop-schematics.com

BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1135	1	009-6240_FW_QT4_BBANGER MCU, PROGRAMMED W/ BBANGER	U54	BBANG



MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	SHT	OF	REV.
NONE	6	44	

CPU PLL CONFIG CIRCUITRY



STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X


CPU FREQUENCY CONFIGURATION

APOLLO 7


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG	
	167MHZ	133MHZ	4 E	0123 ABCD HEX
0.0X	PLL OFF		0	1111 0F
1.0X	PLL BYPASS		0	0011 03
2.0X	333	267	0	0100 04
3.0X	500	400	0	1000 08
4.0X	667	533	0	1010 0A
5.0X	833	667	0	1011 0B
5.5X	917	733	0	1001 09
6.0X	1000	800	0	1101 0D
6.5X	1083	867	0	0101 05
7.0X	1167	933	0	0010 02
7.5X	1250	1000	0	0001 01
8.0X	1333	1067	0	1100 0C
8.5X	1417	1133	0	0110 06
9.0X	1500	1200	1	0111 17
9.5X	1583	1267	0	0111 07
10.0X	1667	1333	1	1010 1A
10.5X	1750	1400	1	1000 18
11.0X	1833	1467	1	1001 19
11.5X	1917	1533	0	0000 00
12.0X	2000	1600	1	1011 1B
12.5X	2083	1667	1	1111 1F
13.0X	2167	1733	1	0101 15
13.5X	2250	1800	0	1110 0E
14.0X	2333	1867	1	1100 1C
15.0X	2500	2000	1	0001 11
16.0X	2667	2133	1	1101 1D
17.0X	2833	2267	1	0000 10
18.0X	3000	2400	1	0010 12
20.0X	3333	2667	1	0011 13
21.0X	3500	2800	1	0100 14
24.0X	4000	3200	1	0110 16
28.0X	4667	3733	1	1110 1E

CPU CONFIGURATION

MAXBUS VSEL



BUSTYPE SELECT



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6570	B
SCALE	SHT	7 OF 44
NONE		

www.laptop-schematics.com


INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:


- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D45 - D45SPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



INTREPID BOOT STRAPS



Intrepid MaxBus


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	8 OF 44



www.laptop-schematics.com



SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1460	1	IC, BootRom Q16A	U11	CRITICAL	?

Weak pulldowns ensure CKEs stay low after 2.5V I/O to Intrepid shuts off.




INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	9 OF 44

www.laptop-schematics.com



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6570 B	REV. B
	SCALE NONE	SHT 10	44




SLOT "A"
LOWER SLOT
FACTORY SLOT

SLOT "B"
UPPER SLOT
CUSTOMER SLOT


NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting



DDR BYPASS
SLOT "A"




SLOT "B"



DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	SHT	11 OF 44	
NONE			



INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	REV.
	NONE	12 44	



ENET_TXD SERIES TERMINATION



BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11	N/A	N/A	N/A
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-WR	N/A	N/A	J14 - PG 25	N/A
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 23 (LMU on RUX Brd.)	N/A	N/A	N/A
5C-WR	FAN CONTROLLER	N/A	N/A	N/A
5D-RD	U52 - PG 25	N/A	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J2 - PG 25	N/A
D2-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D3-RD	N/A	U30 - PG 14	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEL_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSELS (INPUT)	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ

INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6570 B	
SCALE	SHT	
NONE	13 44	


www.laptop-schematics.com

USB PORT ASSIGNMENTS





PORT A - PORT D/UNUSED



PORT E/BLUETOOTH



PORT F/MODEM



INT - USB/GPIOS/I2S


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
359S0086	1	IC,CY28512-2	U31	CRITICAL	SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0004	197S0035		Y2	Alt. for Sward Part

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG

APPLE COMPUTER INC.

SIZE: D


DRAWING NUMBER: 051-6570 B

SCALE: NONE

SHT: 14

REV: 44

www.laptop-schematics.com




www.laptop-schematics.com

Intrepid Power

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6570 B	REV. 44
	SCALE NONE	SHEET 15	TOTAL SHEETS 44




www.laptop-schematics.com

Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6570 B	REV. 16 44
	SCALE NONE	SHEET 16 44	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0608	197S0038		Y1	Alt. for Siward Part

Y1's LOAD CAPACITANCE = 16 pF

RSDM1	M14	NEC_USB_RSDM1
DM1	M13	(NEC_USB_DAM)
DP1	L14	(NEC_USB_DAP)
RSDP1	K13	NEC_USB_RSDP1
RSDM2	K14	NEC_USB_RSDM2
DM2	K12	(NEC_USB_DAM)
DP2	J14	(NEC_USB_DBP)
RSDP2	J12	NEC_USB_RSDP2
RSDM3	H11	NC
G11	G11	NC
DM3	G13	NC
DP3	G13	NC
RSDP3	G14	NC
RSDM4	F12	NC
DM4	F14	NC
DP4	E12	NC
RSDP4	E14	NC
RSDM5	E13	NC
DM5	D14	NC
DP5	C13	NC
RSDP5	C14	NC
RREF	F11	NEC_RREF
OC11	B12	NEC_LUSB_OCI
OC12	B11	NEC_RUSB_OCI
OC13	B10	NEC_OCI<3>
OC14	A10	NEC_OCI<4>
OC15	B9	NEC_OCI<5>
PPON1	C12	NEC_LUSB_PPON
PPON2	A11	NEC_RUSB_PPON
PPON3	C11	NEC_PPON3_TP
PPON4	C10	NEC_PPON4_TP
PPON5	A9	NEC_PPON5_TP
NC1	P6	NEC_NC<1>
NC2	M6	NEC_NC<2>
NTEST1	M8	NC
SMC	M7	NC
TEB	N7	NC
AMC	P7	NEC_AMC_TP
TEST	L8	NC
NANDTEST	M10	NEC_NANDTESTEN_TP
SRCLK	M9	NC
SRDTA	N9	NEC_NANDTESTOUT_TP
SROMD	P9	NC
AVSS		AVSS


NEC documentation indicates that NCs must be tied high.

USB 2.0

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	B
SCALE	NONE	SHT	17 OF 44

www.laptop-schematics.com



PCI1510 PULL-UPS

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR


CARDBUS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	
	NONE	18	44

www.laptop-schematics.com

SIL1162 DVI-Compliant Transmitter



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0318	197S0048		G1	Alt. for Sward Part

M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	B
SCALE	NONE	SHT	19 OF 44

www.laptop-schematics.com



Int. TMDS Termination

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
 CMP LINE SHOULD BE ROUTED AS 4MIL SURFACE
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

D

C

B

A

D

C

B

A

GPU VCORE - 1.2V

(PUT ALL CAPS BELOW ATI ASIC)

GPU VCORE SUPPLY


WHEN VCORE_CNTL HIGH => 1.2V
 $1.2V = 0.8V * (1 + R329 / (R328 // R330))$
 WHEN VCORE_CNTL LOW => 1.0V
 $1.0V = 0.8V * (1 + R329 / R330)$

Place all TMDS 10 ohms close to GPU


M11 CORE PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6570 B	
SCALE	SHT	20 44
NONE		



www.laptop-schematics.com



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0158	1	IC,ATI,M11-CSP128,GRAPHIC,TLR,667BGA	U47	CRITICAL	ATI_128MB

M11 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6570 B REV.: 44

SCALE: NONE SHEET: 21 OF 44

www.laptop-schematics.com

EXTERNAL VIDEO (DVI) INTERFACE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES


VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6570 B	REV.	
SCALE	NONE	SHT	22	44	


LMU/RIGHT SENSOR CONNECTOR




LEFT LIGHT SENSOR CONNECTOR





SLEEP LED



TOP CONTACT ZIF KEYBOARD CONN



TRACKPAD/PWR BTN CONN



KEYBOARD PULLUPS

KEYBOARD/TPAD/SLEEP LED

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DEBUG HELPERS



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	23 44

www.laptop-schematics.com

8

7

6

5

4

3



2

1


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID



OPTICAL DRIVE INTERFACE (EIDE)




PLACE SERIES R CLOSE TO INTERPID



ANY SEQUENCING REQUIREMENT BETWEEN
+5V_HD_SLEEP AND +3V_SLEEP

PLACE PULLUP RESISTORS CLOSE TO INTREPID



IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	24 44


www.laptop-schematics.com

LEFT I/O & AUDIO BOARD (LIO)

USB MODEM/SOFT MODEM RIGHT USB BOARD




SERIAL DEBUG INTERFACE




FAN INTERFACE

FAN CONTROLLER



CPU FAN

GPU FAN



PLACE CLOSE TO CPU MAIN1

PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2

PLACE UNDERNEATH UPPER RAM ALTERNATE1

PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

PREVENTS POWER-ON POP AND PROPAGATES ACTIVE LOW HP MUTE

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	25 44


www.laptop-schematics.com

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



PLACE ALL SERIES RES CLOSE TO PHY

Keep C851 & C852 Stubs short

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

PUT CRYSTAL CIRCUIT CLOSE TO PHY

Y6 LOAD CAPACITANCE IS 16PF

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE RESISTORS CLOSE TO PHY

PLACE CAPS AT CONNECTOR PINS 5 & 6

SEE CONFIG TABLES (BELOW)

CONFIG DEFINITIONS

PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS

PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE: D DRAWING NUMBER: 051-6570 REV. B

SCALE: NONE SHEET: 26 OF 44

www.laptop-schematics.com




PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)
BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

PORT 1 1394a ONLY 514-0057




CLEAR OUT ALL PLANES UNDER TRANSFORMERS

FIREWIRE PORTS


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6570 B	REV.	
	SCALE	NONE	SHT	28	OF	44


www.laptop-schematics.com



UNDERVOLTAGE RESET CIRCUIT



PMU KEYBOARD RESET CIRCUIT



39 23	KBD Y<0>	86	P00_D0	44	CPU VCORE HI_OC	7	33
39 23	KBD Y<1>	85	P01_D1	43	INT RESET L	9	13 29
39 23	KBD Y<2>	84	P02_D2	42	MAIN RESET L	14	17 18 19 24 29 39
39 23	KBD Y<3>	83	P03_D3	41	NC		
39 23	KBD Y<4>	82	P04_D4	40	PMU INT NMI	14	
39 23	KBD Y<5>	81	P05_D5	39	PMU EPM	29	
39 23	KBD Y<6>	80	P06_D6	38	INT PU RESET L	13	25 29
39 23	KBD Y<7>	79	P07_D7	37	PMU CPU HRESET L	6	39
39 23	PMU NUMLOCK LED L	78	P10_D8	36	PMU ACK L	14	
39 23	PMU CAPSLOCK LED L	77	P11_D9	35	PMU CLK	14	
39 23	CHARGE LED L	76	P12_D10	34	PMU FROM INT	14	
39 23	PMU POWER UP L	75	P13_D11	33	PMU TO INT	14	
39 23	NC	74	P14_D12	32	PMU REQ L	14	
39 23	SOFT PWR ON L	73	P15_D13_INT3	31	PMU LID CLOSED L	23	29 39
39 23	COMM RING DET L	72	P16_D14_INT4	30	PMU RESET BUTTON L	23	29
39 23	INT WATCHDOG L	71	P17_D15_INT5	29	PMU NMI BUTTON L	29	
39 23	KBD X<0>	70	P20_A0_D0	28	TPAD_RXD	23	29
39 23	KBD X<1>	69	P21_A1_D1_D0	27	TPAD_TXD	23	29
39 23	KBD X<2>	68	P22_A2_D2_D1	26	SYSTEM_CLK_EN	14	
39 23	KBD X<3>	67	P23_A3_D3_D2	25	CPU_CLK_EN	6	
39 23	KBD X<4>	66	P24_A4_D4_D3	24	PMU CHARGE V	30	
39 23	KBD X<5>	65	P25_A5_D5_D4	23	PMU CHR9G_BATT_0	30	
39 23	KBD X<6>	64	P26_A6_D6_D5	22	NC (CHARGE_1)		
39 23	KBD X<7>	63	P27_A7_D7_D6	21	NC		
39 23	KBD X<8>	61	P30_A8_D7	20	PMU_SLEEP_LED L	23	
39 23	KBD X<9>	59	P31_A9	19	CPU_SMI L	5	
39 23	IO RESET L	58	P32_A10	18	POWER_VALID	29	
39 23	KBD COMMAND L	57	P33_A11	17	PMU_PME L	14	17 24 29 39
39 23	KBD CONTROL L	56	P34_A12	16	INT_PEND_PROC_INT	14	
39 23	KBD SHIFT L	55	P35_A13	15	PMU_NMI L	29	
39 23	KBD OPTION L	54	P36_A14	9			
39 23	KBD FUNCTION L	53	P37_A15	8			
39 23	PMU_INT L	52	P40_A16	5	PMU_BATT0_DET L	29	39
39 23	KBD_ID	51	P41_A17	4	PMU_BATT1_DET L_PU	29	39
39 23	CPU_PLL_STOP_OC	50	P42_A18	3	NC		
39 23	SLEEP	48	P43_A19	2	NC		
39 23	INT_SUSPEND_ACK L	46	P44_CS0	1	INT_PROC_SLEEP_REQ L	14	
39 23	INT_SUSPEND_REQ L	45	P45_CS1	100	PMU_POWERUP_OK	29	
39 23	PMU_BYTE	6	P46_CS2	99	NC		
39 23	PMU_RESET L	13	P47_CS3	98	PMU_OOPS	29	
39 23	+3V_PMU_AVCC	96		95	THERM_L_OC	25	
39 23	PMU_CNVS5	7		93	PMU_AC_IN	29	
				92	PMU_AC_DET	29	
				91	NC		
				90	PMU_I2C_CLK	29	
				89	PMU_I2C_DATA	29	
				88	PMU_SMB_CLK	29	30
				87	PMU_SMB_DATA	29	30

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041		Y4	Alt. for Siward Part

ADAPTER IDS			
ADAPTER	ID RANGE	PIN VOLTAGE	
Q11 (65W)	1.65-2.31V	2.007-2.066V	
A29 (45W)	2.31-2.97V	2.558-2.661V	
AIRLINE	0.33-0.99V	0.589-0.663V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC,PMU,V81B	U29	

CPU VCORE_HI_OC/PMU_AP should have a pulldown for coming out of reset. MBS will have a pull-up to +3V MAIN or +3V SLEEP, which will act as our pulldown since both are off during PMU reset.

(PMU_AP)

Keep crystal subcircuit close to PMU.

Y3'S LOAD CAPACITANCE IS 12.5PF

PMU

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV.
 D 051-6570 B
 SCALE: NONE SHEET: 29 44

DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

DC INRUSH LIMITER

BACKFEED PROTECTION

+PBUS CURRENT LIMIT

BATTERY SWITCH-OVER CIRCUIT



GREATER THAN 13.1V DETECT

PLACE U24 NEXT TO R382

PLACE R383 CLOSE TO LTC1625
ROUTE LTC1625_ITH CAREFULLY

WHEN AC IS IN, P-CHANNEL FETS ARE QUICKLY (DIODE) TURNED OFF
WHEN AC IS NOT PLUGGED, P-CHANNEL FETS ARE ON
RC TIME IS 480K*10UF @ +3V_PMU

$$V_{BATT} = CELLS \times (4.096 + (0.4096 * V_{VCTL} / V_{REFIN}))$$

For 4.15V cells, VCTL = 0.123 REFIN
For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048 / R_{62}) * (V_{ICTL} / V_{REFIN})$$

BATTERY CHARGER


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	SHT	30 44	
NONE			

www.laptop-schematics.com



12.8V PBus SUPPLY

PMU SUPPLY

BACKUP BATTERY


12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6570 B	REV.	
	SCALE	NONE	SHT	31	44	

www.laptop-schematics.com

3.3V/5V MAIN SUPPLY



DCDC_EN TRUTH TABLE

PMU_POWER_UP	LSLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMI	+4_6V_BU	+3V_PMU	VOLTAGE

- +3V_SLEEP LOADS**
- CPU PLL CONFIG CONTROL
 - INTREPID - I2C PULLUPS & OSCILLATOR
 - MAP31 - 3V RAIL (IF USING D3COLD)
 - GRAPHIC CHIP SPREAD SPECTRUM CHIP
 - LVDS DDC PULL-UPS
 - DVI LEVEL SHIFTERS & PULLUPS & HPD
 - BOOT BANGER
 - HARD DRIVE (IF USING 3V LOGIC)
 - WIRELESS
 - PMU - I2C PULLUPS

3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	SHT	REV.	
NONE		32 44	

www.laptop-schematics.com



VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)

1.250V->0.975V 1.50GHz
1.200V->0.975V 1.33GHz
(value without offset)

NOTE: When U15 MUX is removed => NO SW Support, R794,R795,R796&R797 have to be stuffed

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL,POLY,8.2uF,20%,16V,C51,C52,C77,C78,C91,C92,C111	C51,C52,C77,C78,C91,C92,C111	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S2003	1	RES,MF,1/16W,2K OHM,1%,0402,SMD	R97	?	CPU_BTR
114S5903	1	RES,MF,1/16W,5.9K OHM,1%,0402,SMD	R93	?	CPU_BTR

OUTPUT VOLTAGE

V _{DAC}	D4=0	D4=1	D3	D2	D1	D0
2.00	1.275	0	0	0	0	0
1.95	1.250	0	0	0	1	1
1.90	1.225	0	0	1	0	0
1.85	1.200	0	0	1	1	1
1.80	1.175	0	1	0	0	0
1.75	1.150	0	1	0	1	1
1.70	1.125	0	1	1	0	0
1.65	1.100	0	1	1	1	1
1.60	1.075	1	0	0	0	0
1.55	1.050	1	0	0	1	1
1.50	1.025	1	0	1	0	0
1.45	1.000	1	0	1	1	1
1.40	0.975	1	1	0	0	0
1.35	0.950	1	1	0	1	1
1.30	0.925	1	1	1	0	0
NO CPU	NO CPU	1	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1
If all pull-ups are >=100K and all pull-downs are <=1K, A/V = V

GROUND SENSE VOLTAGE DIVIDER
This allows for an offset to the ground sense to adjust the output voltage.
VREF = 2.0V, HENCE VOFFSET = 2.0V * 0.85 * (Rb / Ra) AND VCORE = VDAC + VOFFSET.
NOTE: Ra NO STUFFED FOR NO OFFSET CASE

(CPU Vcore value with offset)
1.50GHz 1.280V->0.990V
1.33GHz 1.220V->0.990V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S2003	1	RES,MF,1/16W,2K OHM,1%,0402,SMD	R97	?	CPU_BTR
114S5903	1	RES,MF,1/16W,5.9K OHM,1%,0402,SMD	R93	?	CPU_BTR


VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	SIT	33 44	
NONE			

www.laptop-schematics.com

1.5V/2.5V SWITCHER



1.8V SWITCHER




1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	34 44

www.laptop-schematics.com



DIGITAL SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
MAXBUS	CPU_AACK_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_ADDR<0..31>	L:S:1500:3100	7	(250)	(250)		TRUE	83_MHZ
MAXBUS	CPU_ARTRY_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_BG_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_BR_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_CI_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_DATA<0..31>	L:S:1100:2700	7	(250)	(250)		TRUE	83_MHZ
MAXBUS	CPU_DATA<32..63>	L:S:1100:2700	8	(250)	(250)			
MAXBUS	CPU_DBG_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_DTI<0..2>	L:S:1500:2950	7	(250)	(250)			
MAXBUS	CPU_DRDY_L	L:S:1500:MIL:3200	MI7	(250)	(250)			
MAXBUS	CPU_GBL_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_HIT_L	L:S:1500:MIL:2800	MI7	(250)	(250)			
MAXBUS	CPU_QACK_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_QREQ_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_TA_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_TBST_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_TEA_L	L:S:1500:MIL:3000	MI7	(250)	(250)			
MAXBUS	CPU_TS_L	L:S:1500:MIL:2700	MI7	(250)	(250)			
MAXBUS	CPU_TSIZ<0..2>	L:S:1500:3500	7	(250)	(250)			
MAXBUS	CPU_TT<0..4>	L:S:1500:3400	7	(250)	(250)			
MAXBUS	CPU_WT_L	L:S:1500:MIL:3100	MI7	(250)	(250)			

PRIORITY: 4
PRIMARY LAYERS: 9
SECONDARY LAYERS: 4,7
GOAL: MINIMIZE TH VIAS

STUB_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

Temporary Area for TMDS/DVO signal constraints

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
GPU_TMDS_CLKN	GPU_CLKTMDS	GPU_TMDS:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
GPU_TMDS_CLKP	GPU_CLKTMDS	GPU_TMDS:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
GPU_TMDS_DN<0>	GPU_TMDS_D0	GPU_TMDS:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
GPU_TMDS_DP<0>	GPU_TMDS_D0	GPU_TMDS:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
GPU_TMDS_DN<1>	GPU_TMDS_D1	GPU_TMDS:G:L:S:0_MIL:50_MIL	600.0000	100_OHM_SPACING			
GPU_TMDS_DP<1>	GPU_TMDS_D1	GPU_TMDS:G:L:S:0_MIL:50_MIL	600.0000	100_OHM_SPACING			
GPU_TMDS_DN<2>	GPU_TMDS_D2	GPU_TMDS:G:L:S:0_MIL:50_MIL	830.0000	100_OHM_SPACING			
GPU_TMDS_DP<2>	GPU_TMDS_D2	GPU_TMDS:G:L:S:0_MIL:50_MIL	830.0000	100_OHM_SPACING			
SI_TMDS_CLKN	SI_CLKTMDS	SI_TMDS:G:L:S:0_MIL:50_MIL		100_OHM_SPACING			
SI_TMDS_CLKP	SI_CLKTMDS	SI_TMDS:G:L:S:0_MIL:50_MIL		100_OHM_SPACING			
SI_TMDS_DN<0>	SI_TMDS_D0	SI_TMDS:G:L:S:0_MIL:50_MIL		100_OHM_SPACING			
SI_TMDS_DP<0>	SI_TMDS_D0	SI_TMDS:G:L:S:0_MIL:50_MIL		100_OHM_SPACING			
SI_TMDS_DN<1>	SI_TMDS_D1	SI_TMDS:G:L:S:0_MIL:50_MIL		100_OHM_SPACING			
SI_TMDS_DP<1>	SI_TMDS_D1	SI_TMDS:G:L:S:0_MIL:50_MIL		100_OHM_SPACING			
SI_TMDS_DN<2>	SI_TMDS_D2	SI_TMDS:G:L:S:0_MIL:50_MIL		100_OHM_SPACING			
SI_TMDS_DP<2>	SI_TMDS_D2	SI_TMDS:G:L:S:0_MIL:50_MIL		100_OHM_SPACING			

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
ATI_DVOD<11..0>	ATIDVOD:G:L:S:0_MIL:50_MIL	6	610				
ATI_DVOD_DE	ATIDVOD:G:L:S:0_MIL:50_MIL	6	610.0000				
ATI_DVO_HSYNC	ATIDVOD:G:L:S:0_MIL:50_MIL	6	610.0000				
ATI_DVO_VSYNC	ATIDVOD:G:L:S:0_MIL:50_MIL	6	610.0000				
ATI_DVO_CLKP	ATIDVOD:G:L:S:0_MIL:50_MIL	6	610.0000	165.0_MHz:::			
GPU_DVOD<11..0>	GPUDVOD:G:L:S:0_MIL:50_MIL	6	700				
GPU_DVOD_DE	GPUDVOD:G:L:S:0_MIL:50_MIL	6	500.0000				
GPU_DVO_HSYNC	GPUDVOD:G:L:S:0_MIL:50_MIL	6	500.0000				
GPU_DVO_VSYNC	GPUDVOD:G:L:S:0_MIL:50_MIL	6	500.0000				
GPU_DVO_CLKP	GPUDVOD:G:L:S:0_MIL:50_MIL	6	500.0000	165.0_MHz:::			
TMDS_CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
TMDS_CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
TMDS_CONN_DN<0>	CONN_TMDS_D0	CONN_TMDS:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
TMDS_CONN_DP<0>	CONN_TMDS_D0	CONN_TMDS:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
TMDS_CONN_DN<1>	CONN_TMDS_D1	CONN_TMDS:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
TMDS_CONN_DP<1>	CONN_TMDS_D1	CONN_TMDS:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
TMDS_CONN_DN<2>	CONN_TMDS_D2	CONN_TMDS:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			
TMDS_CONN_DP<2>	CONN_TMDS_D2	CONN_TMDS:G:L:S:0_MIL:50_MIL	500.0000	100_OHM_SPACING			

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6570 B	
	SHT	36	44

www.laptop-schematics.com

Digital Signals (cont'd)

Differential Signals

Table with columns: GROUP, SIG_NAME, PROPAGATION_DELAY, MAX_VIA, MAX_EXPOSED_LENGTH, SUB_LENGTH, NET_SPACING_TYPE, NO_TEST, PULSE_PARAMS. Includes sections for AGP, PCI, ULTRA ATA-100, EIDE INTREPID, OPTICAL, and ETHERNET MI.

Table with columns: GROUP, SIG_NAME, DIFFERENTIAL_PAIR, RELATIVE_PROPAGATION_DELAY, MAX_EXPOSED_LENGTH, NET_SPACING_TYPE, MAX_VIAS. Includes sections for FIREWIRE, ETHERNET, LVDS, TMDS, USB 1., USB 2., POWER SUPPLIES, and THERMOSTAT.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS
Clear adjacent power plane!
Zo will be lower due to asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.9MIL (TRACE WIDTH)
S = 5.6MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS

LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC., DRAWING NUMBER: D 051-6570 B, SCALE: NONE, SHEET: 37 44

www.laptop-schematics.com

FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.
 FUNC_TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND
 LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.
 FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
SCAN/TEST	JTAG ASIC TMS	TRUE		13 26
	JTAG ASIC TDI	TRUE		13
	JTAG ASIC TDO TP	TRUE		13 26
	JTAG ASIC TCK	TRUE		13 26
	JTAG ASIC TRST L	TRUE		13 26
	CPU_CHKSTP_OUT L	TRUE		5
	CPU_SRESET L	TRUE		5
	CPU_HRESET L	TRUE		5 6 7
	JTAG_CPU_TMS	TRUE		5 6
	JTAG_CPU_TDI	TRUE		5 6
	JTAG_CPU_TDO TP	TRUE		5
	JTAG_CPU_TCK	TRUE		5 6
	JTAG_CPU_TRST L	TRUE		5 6
	INT_JTAG_TPI	TRUE		13
	INT_TST_MONIN_PD	TRUE		13
	INT_TST_MONOUT_TP	TRUE		13
	INT_TST_PLEN_PD	TRUE		13
	INT_I2C_CLK0	TRUE		6 11 13 23
	INT_I2C_DATA0	TRUE		6 11 13 23
	INT_I2C_CLK1	TRUE		13 14 25
INT_I2C_DATA1	TRUE		13 14 25	
PWR/GND	+PBUS	TRUE		38
	+24V_PBUS	TRUE		38
	GPU_VCORE	TRUE		19 20 38
	1778_VFB	TRUE		20 38
	CPU_VCORE_SLEEP	TRUE		5 6 13 38
	VCORE_FB	TRUE		33 38
	+1_8V_MAIN	TRUE		38
	+2_5V_MAIN	TRUE		38
	+5V_MAIN	TRUE	2	38 39
	+5V_SLEEP	TRUE	2	38 39
+3V_MAIN	TRUE	4	23 38	
CARDBUS	+3V_PMU	TRUE		38
	CBUS_DET_1_L	TRUE		2000
	CBUS_DET_2_L	TRUE		2000
	TMDS_DM<0..2>	TRUE		1000
	TMDS_DP<0..2>	TRUE		1000
	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
	VGA_B	TRUE		1000
VGA_HSYNC	TRUE		1000	
VGA_VSYNC	TRUE		1000	
DVI_DDC_CLK_UF	TRUE		1000	
DVI_DDC_DATA_UF	TRUE		1000	
DVI_HPD_UF	TRUE		1000	
+5V_DDC_SLEEP	TRUE		2000	
LVDS	LVDS_L0N	TRUE		1000
	LVDS_L0P	TRUE		1000
	LVDS_L1N	TRUE		1000
	LVDS_L1P	TRUE		1000
	LVDS_L2N	TRUE		1000
	LVDS_L2P	TRUE		1000
	CLKLVDS_LN	TRUE		1000
	CLKLVDS_LP	TRUE		1000
	LVDS_DDC_CLK	TRUE		1000
	LVDS_DDC_DATA	TRUE		1000
+3V_LCD	TRUE	2	2000	
+3V_SLEEP	TRUE	2	2000	
INVERTER	+14V_INV	TRUE		2000
	+5V_INV_SW	TRUE		2000
	BRIGHT_PWM	TRUE		2000
	INV_GND	TRUE		2000
	TV_C	TRUE		1000
	TV_Y	TRUE		2000
	TV_COMP	TRUE		2000
	TV_GND1	TRUE		2000
	TV_GND2	TRUE		2000
	INT_I2S0_SND_TO_DAC	TRUE		1000
INT_I2S0_SND_LRCLK	TRUE		1000	
INT_I2S0_SND_MCLK	TRUE		1000	
INT_I2S0_SND_SCLK	TRUE		1000	
INT_I2S0_SND_FROM_ADC	TRUE		1000	
SND_HP_MUTE_L	TRUE		1000	
SND_HP_MUTE	TRUE		1000	
SND_HW_RESET_L	TRUE		1000	
SND_HP_SENSE_L	TRUE		1000	
SND_LIN_SENSE_L	TRUE		1000	
INT_I2C_CLK2	TRUE		1000	
INT_I2C_DATA2	TRUE		1000	
ADAPTER_DET	TRUE		1000	
CHARGE_LED_L	TRUE		1000	
NEC_LUSB_OCI_UF	TRUE		1000	
NEC_LUSB_PPON	TRUE		1000	
+5V_MAIN	TRUE	2	2000	
+5V_SLEEP	TRUE	2	2000	
+3V_SLEEP	TRUE		2000	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
USB	NEC_USB_DAM	TRUE		17 25 37	
	NEC_USB_DAP	TRUE		17 25 37	
	NEC_USB_DBM	TRUE		17 25 37	
	NEC_USB_DBP	TRUE		17 25 37	
	BT_USB_DM	TRUE		14 25 37	
	BT_USB_DP	TRUE		14 25 37	
	MODEM_USB_DM	TRUE		14 25 37	
	MODEM_USB_DP	TRUE		14 25 37	
	NEC_RUSB_PPON	TRUE		17 25	
	NEC_RUSB_OCI_UF	TRUE		17 25	
RT. USB WIRELESS	PCI_AD<0..31>	TRUE		1000	
	PCI_FRAME_L	TRUE		1000	
	PCI_TRDY_L	TRUE		1000	
	PCI_IRDY_L	TRUE		1000	
	PCI_DEVSEL_L	TRUE		1000	
	PCI_STOP_L	TRUE		1000	
	PCI_PAR	TRUE		1000	
	AIRPORT_PCI_REO_L	TRUE		1000	
	AIRPORT_PCI_GNT_L	TRUE		1000	
	AIRPORT_PCI_INT_L	TRUE		1000	
OPTICAL	EIDE_OPTICAL_DATA<0..15>	TRUE		2000	
	EIDE_OPTICAL_DMA_RO	TRUE		2000	
	EIDE_OPTICAL_READ_L	TRUE		2000	
	EIDE_OPTICAL_DMAACK_L	TRUE		2000	
	EIDE_OPTICAL_ADDR<0..2>	TRUE		2000	
	EIDE_OPTICAL_CS0_L	TRUE		2000	
	EIDE_OPTICAL_CS1_L	TRUE		2000	
	EIDE_OPTICAL_RST_L	TRUE		2000	
	EIDE_OPTICAL_WR_L	TRUE		2000	
	EIDE_OPTICAL_IOCHRDY	TRUE		2000	
TRACKPAD	+5V_TPAD_SLEEP	TRUE		3000	
	TPAD_F_TXD	TRUE		3000	
	TPAD_F_RXD	TRUE		3000	
	LID_CLOSED_L	TRUE		3000	
	+3V_HALL_EFFECT	TRUE		3000	
	SOFT_PWR_ON_L	TRUE		3000	
	COMM_RESET_L	TRUE		4000	
	COMM_SHUTDOWN	TRUE		4000	
	COMM_RING_DET_L	TRUE		4000	
	COMM_TXD_L	TRUE		4000	
MODEM/SERIAL	COMM_TRXC	TRUE		4000	
	COMM_GPIO_L	TRUE		4000	
	COMM_DTR_L	TRUE		4000	
	COMM_RTS_L	TRUE		4000	
	COMM_RXD	TRUE		4000	
	KEYBOARD	KBD_ID	TRUE		3000
		KBD_INTL	TRUE		3000
		KBD_JIS	TRUE		3000
		KBD_CAPSLOCK_LED	TRUE		3000
		KBD_NUMLOCK_LED	TRUE		3000
KBD_FUNCTION_L		TRUE		3000	
KBD_COMMAND_L		TRUE		3000	
KBD_OPTION_L		TRUE		3000	
KBD_CONTROL_L		TRUE		3000	
KBD_SHIFT_L		TRUE		3000	
BATTERY	KBD_X<0..9>	TRUE		3000	
	KBD_Y<0..7>	TRUE		3000	
	+BATT_POS	TRUE		1000	
	BATT_NEG	TRUE		1000	
	BATT_CLK	TRUE		1000	
	BATT_DATA	TRUE		1000	
	PMU_BATT_DET_L	TRUE		1000	
	FANS	+FAN_PWR	TRUE		3000
		FAN1_TACH	TRUE		3000
		FAN2_TACH	TRUE		3000
FAN1_GND		TRUE		3000	
FAN2_GND		TRUE		3000	
ETHERNET		MDI_P<0..3>	TRUE		1000
		MDI_M<0..3>	TRUE		1000
FIREWIRE		FW_TP00P	TRUE		1000
		FW_TP00N	TRUE		1000
		FW_TP00R	TRUE		1000
	FW_TP10P	TRUE		1000	
	FW_TP10N	TRUE		1000	
	FW_VGND	TRUE		1000	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
FIREWIRE (CONT.)	FW_TP01P	TRUE		1000	
	FW_TP01N	TRUE		1000	
	FW_TP11P	TRUE		1000	
	FW_TP11N	TRUE		1000	
	+FW_VP1	TRUE		1000	
	FW_VGND	TRUE		1000	
DC_PWR_IN	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000	
LMU/ALS	ST7_SLEEP_LED_H	TRUE		23	
	PMU_SLEEP_LED	TRUE		23	
	PMU_LID_CLOSED_L	TRUE		23 29	
	LMU_DETECT	TRUE		23	
MISC.	SLEEP_LED	TRUE		23	
	PMU_KB_RESET_L	TRUE		29	
	SLEEP	TRUE		23 25 29 32 34	
	PMU_CPU_HRESET_L	TRUE		6 29	
	BB_RESET_L	TRUE		6	
	+3V_PMU_RESET	TRUE		29 33	
	NOTICE OF PROPRIETARY PROPERTY	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
		I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
		II NOT TO REPRODUCE OR COPY IT			
		III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SCALE: NONE					
SHT: 39 OF 44					
DRAWING NUMBER: D 051-6570 B					
REV.:					
APPLE COMPUTER INC.					

www.laptop-schematics.com

8

7

6

5

4

3

2

1

REVISION HISTORY

Proto/EVT Release

- 10/27/03 - 1. Schematic originated from Q16 MLB
- 11/10/03 - 1. Replace U56 symbol
2. Connect OVDDSENSE to MAXBUS_SLEEP
3. Modify SWD_SRR1 and IAPRYO connection
4. Connect SWD_SRR1 to CPU_VCORE_SLEEP(PAGE 5)
5. Connect SENSEVDD to CPU_VCORE_SLEEP
6. Connect SENSEGND to GND
7. Add 4 pos. 0 ohm resistor for AMD BootRom issue (R1,R194,R236,R271)
8. Connect TEMP_ANODE and TEMP_CATHODE to ADT7460
9. Modify CPU PLL config
10. Add 0 ohm resistor on CG_FSEL Interpid side(R450)
11. Replace U4 symbol
12. Change R743 from 2m ohm to 1m ohm
13. Change R774, R781, R788, C793, C797, C802 from 220uF to 330uF
14. Change R748 from 410 ohm to 10 ohm
- 12/01/03 - 1. Modify CPU_VCORE setting.
- 12/02/03 - 1. Modify CPU_BTR CPU_VCORE VID setting
- 12/05/03 - 1. Add CPU_VDDD LDO (Page 5)
2. Change Q45 and Q41 to IRF7805 (376S0035)
3. Change Q47 and Q42 to IRF7811W (376S0104)
4. Change R402 and R405 to 4.7ohm resistors
5. Connect INT_TDO from Intrepid to Cypress Chip PD* (U31)
- 12/12/03 - 1. Add R468 and R601 for MAX1715 2.5v adjust
2. Modify CPU_VCORE setting to Motorola new spec
3. Modify LDO power sequence
- 12/16/03 - 1. Add 10K pull down for INT_TDO on page 13
- 12/17/03 - 1. Change LDO Vin from +3V_MAIN to +3V_SLEEP
2. Connect INT_TDO from Intrepid to Marvell 88E1111(U43)
3. Add R755,R756,R758,R759 for power rail

DVT Release (Rev. 02)

- 01/30/04 - 1. Add Soft Modem(Pin#37) 10K pull-up at J15.7 (Pg 25)
2. Add Bom Table for R755, R756, R758, R759 VCore Offset (Pg 33)
- 02/04/04 - 1. C811 change to 4.7uF per MOT A7PM requirement (Pg 5)
2. NO STUFF R236,R1,R271&R194 to remove PCI stub (Pg 9)

DVT Release (Rev. 03)

- 02/12/04 - 1. CPU_VCore adjustment for V1.1 A7PM CPU (Pg 33)
2. CPU_VDD adjustment for V1.1 A7PM CPU (Pg 3)
3. ATX INT_TMDS Termination change to 0 ohm, Qty:8 (Pg 20)
4. AGP I/O VREF voltage divider change to both 1k ohm (Pg 12)

DVT Release (Rev. 04)

- 02/13/04 - 1. INT. TMDS Termination change to 2* 49.9ohm = 100ohm (Pg 20)

PVT Release (Rev. A)

- 03/11/04 - 1. INT. TMDS Termination change to 2* 75 ohm = 150ohm (except CLK pair) (Pg 20)
2. USB series termination near NEC PHY change to 47 ohm (Pg 17)

PVT Release (Rev. A)

- 04/02/04 - 1. USB series termination near NEC PHY change to 43.2 ohm (Pg 17)

D

D

C

C

B

B

A

A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	B
SCALE	SHT		
NONE	40	44	

8

7

6

5

4

3

2

1

www.laptop-schematics.com

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6570 REV. B

SCALE NONE SHEET 42 OF 44

Main schematic drawing grid with columns 1-8 and rows A-D. Contains component labels and values such as PMU_AC_IN 2984< and RAM_DATA_B<25..24> 3505<.

	8	7	6	5	4	3	2	1	
A	<p>R408 RES 32 R409 RES 32 R410 RES 32 R411 RES 27 R412 RES 27 R413 RES 27 R414 RES 27 R415 RES 27 R416 RES 27 R417 RES 27 R418 RES 27 R419 RES 27 R420 RES 26 R421 RES 26 R422 RES 26 R423 RES 26 R424 RES 26 R425 RES 26 R426 RES 26 R427 RES 26 R428 RES 26 R429 RES 26 R430 RES 26 R431 RES 26 R432 RES 26 R433 RES 26 R434 RES 26 R435 RES 26 R436 RES 26 R437 RES 26 R438 RES 17 R439 RES 26 R440 RES 26 R441 RES 26 R442 RES 26 R443 RES 27 R444 RES 27 R445 RES 26 R446 RES 28 R447 RES 28 R448 RES 28 R449 RES 5 R450 RES 14 R451 RES 28 R452 RES 6 R453 RES 5 R454 RES 25 R455 RES 5 R456 RES 22 R457 RES 14 R458 RES 22 R459 RES 22 R460 RES 22 R461 RES 28 R462 RES 22 R463 RES 22 R464 RES 28 R465 RES 28 R466 RES 28 R467 RES 14 R468 RES 14 R469 RES 22 R470 RES 22 R471 RES 28 R472 RES 22 R473 RES 22 R474 RES 22 R475 RES 22 R476 RES 22 R477 RES 22 R478 RES 22 R479 RES 22 R480 RES 22 R481 RES 22 R482 RES 22 R483 RES 22 R484 RES 27 R485 RES 27 R486 RES 27 R487 RES 27 R488 RES 27 R489 RES 27 R490 RES 27 R491 RES 27 R492 RES 27 R493 RES 27 R494 RES 27 R495 RES 27 R496 RES 27 R497 RES 27 R498 RES 27 R499 RES 27 R500 RES 27 R501 RES 27 R502 RES 27 R503 RES 26 R504 RES 26 R505 RES 27 R506 RES 26 R507 RES 26 R508 RES 27 R509 RES 27 R510 RES 27 R511 RES 27 R512 RES 27 R513 RES 26 R514 RES 27 R515 RES 27 R516 RES 27 R517 RES 27 R518 RES 27 R519 RES 27 R520 RES 25 R521 RES 12 R522 RES 12 R523 RES 32 R524 RES 12 R525 RES 14 R526 RES 34 R527 RES 14 R528 RES 14 R529 RES 14 R530 RES 26 R531 RES 14 R532 RES 14 R533 RES 12 R534 RES 12 R535 RES 14 R536 RES 14 R537 RES 12 R538 RES 12 R539 RES 12 R540 RES 24 R541 RES 24 R542 RES 24 R543 RES 22 R544 RES 22 R545 RES 24 R546 RES 24 R547 RES 25 R548 RES 20 R549 RES 20 R550 RES 12 R551 RES 12 R552 RES 12 R553 RES 12 R554 RES 20 R555 RES 20 R556 RES 14 R557 RES 14 R558 RES 14 R559 RES 23 R560 RES 24 R561 RES 14 R562 RES 14 R563 RES 14 R564 RES 29 R565 RES 29</p>	<p>R576 RES 29 R577 RES 23 R578 RES 24 R579 RES 24 R580 RES 29 R581 RES 29 R582 RES 29 R583 RES 29 R584 RES 29 R585 RES 29 R586 RES 29 R587 RES 29 R588 RES 29 R589 RES 29 R590 RES 29 R591 RES 29 R592 RES 29 R593 RES 29 R594 RES 29 R595 RES 29 R596 RES 29 R597 RES 29 R598 RES 29 R599 RES 29 R600 RES 29 R601 RES 34 R602 RES 29 R603 RES 23 R604 RES 31 R605 RES 31 R606 RES 17 R607 RES 17 R608 RES 17 R609 RES 17 R610 RES 17 R611 RES 23 R612 RES 17 R613 RES 17 R614 RES 17 R615 RES 17 R616 RES 23 R617 RES 17 R618 RES 8 R619 RES 8 R620 RES 8 R621 RES 8 R622 RES 8 R623 RES 8 R624 RES 8 R625 RES 8 R626 RES 8 R627 RES 8 R628 RES 8 R629 RES 8 R630 RES 13 R631 RES 33 R632 RES 17 R633 RES 25 R634 RES 33 R635 RES 13 R636 RES 17 R637 RES 6 R638 RES 8 R639 RES 8 R640 RES 8 R641 RES 8 R642 RES 8 R643 RES 8 R644 RES 8 R645 RES 8 R646 RES 33 R647 RES 8 R648 RES 8 R649 RES 8 R650 RES 8 R651 RES 8 R652 RES 8 R653 RES 8 R654 RES 8 R655 RES 8 R656 RES 8 R657 RES 8 R658 RES 8 R659 RES 25 R660 RES 33 R661 RES 33 R662 RES 33 R663 RES 31 R664 RES 27 R665 RES 8 R666 RES 8 R667 RES 8 R668 RES 8 R669 RES 8 R670 RES 8 R671 RES 33 R672 RES 33 R673 RES 31 R674 RES 9 R675 RES 33 R676 RES 33 R677 RES 8 R678 RES 8 R679 RES 8 R680 RES 8 R681 RES 7 R682 RES 8 R683 RES 8 R684 RES 8 R685 RES 8 R686 RES 25 R687 RES 25 R688 RES 25 R689 RES 25 R690 RES 31 R691 RES 9 R692 RES 6 R693 RES 14 R694 RES 8 R695 RES 8 R696 RES 19 R697 RES 8 R698 RES 8 R699 RES 8 R700 RES 25 R701 RES 25 R702 RES 12 R703 RES 25 R704 RES 25 R705 RES 25 R706 RES 33 R707 RES 6 R708 RES 33 R709 RES 6 R710 RES 30 R711 RES 30 R712 RES 6 R713 RES 30 R714 RES 18 R715 RES 30 R716 RES 30 R717 RES 30 R718 RES 18 R719 RES 18 R720 RES 30 R721 RES 18 R722 RES 18 R723 RES 18 R724 RES 18 R725 RES 30 R726 RES 18 R727 RES 30 R728 RES 30 R729 RES 30 R730 RES 30 R731 RES 30 R732 RES 30 R733 RES 30 R734 RES 14 R735 RES 30 R736 RES 14 R737 RES 24 R738 RES 30 R739 RES 24 R740 RES 30 R741 RES 30 R742 RES 30 R743 RES 33</p>	<p>R744 RES 30 R745 RES 30 R746 RES 14 R747 RES 24 R748 RES 5 R749 RES 25 R750 RES 22 R751 RES 25 R752 RES 25 R753 RES 23 R754 RES 23 R755 RES 5 R756 RES 18 R757 RES 33 R758 RES 23 R759 RES 24 R760 RES 20 R761 RES 20 R762 RES 20 R763 RES 20 R764 RES 20 R765 RES 20 R766 RES 20 R767 RES 20 R768 RES 25 R769 RES 25 R770 RES 25 R771 RES 25 R772 RES 25 R773 RES 25 R774 RES 25 R775 RES 5 R776 RES 25 R777 RES 28 R778 RES 25 R779 RES 20 R780 RES 20 R781 RES 21 R782 RES 21 R783 RES 23 R784 RES 33 R785 RES 33 R786 RES 33 R787 RES 33 R788 RES 33 R789 RES 33 R790 RES 33 R791 RES 33 R792 RES 33 R793 RES 33 R794 RES 33 R795 RES 33 R796 RES 33 R797 RES 33 R798 RES 17 R800 RES 25 R801 RES 25 R802 RES 25 R803 RES 19 R804 RES 19 R805 RES 19 R806 RES 19 R807 RES 25 R808 RES 25 R809 RES 19 R810 RES 19 R811 RES 19 R812 RES 19 R813 RES 19 R814 RES 19 R815 RES 19 R816 RES 19 R817 RES 19 R818 RES 19 R819 RES 19 R820 RES 19 R821 RES 19 R822 RES 19 R823 RES 19 R824 RES 19 R825 RES 19 R826 RES 19 R827 RES 19 R828 RES 19 R829 RES 19 R830 RES 19 R831 RES 19 R832 RES 19 R833 RES 19 R834 RES 19 R835 RES 19 R836 RES 19 R837 RES 19 R838 RES 19 R839 RES 19 R840 RES 20 R841 RES 21 R842 RES 21 R843 RES 21 R844 RES 16 R845 RES 16 R846 RES 8 R847 RES 8 R848 RES 14 R849 RES 14 R850 RES 14 R851 RES 14 R852 RES 14 R853 RES 14 R854 RES 14 R855 RES 14 R856 RES 14 R857 RES 9 R858 RES 13 R859 RES 13 R860 RES 14 R861 RES 14 R862 RES 14 R863 RES 14 R864 RES 24 R865 RES 24 R866 RES 24 R867 RES 24 R868 RES 24 R869 RES 24 R870 RES 24 R871 RES 24 R872 RES 24 R873 RES 24 R874 RES 24 R875 RES 24 R876 RES 24 R877 RES 24 R878 RES 24 R879 RES 24 R880 RES 24 R881 RES 24 R882 RES 24 R883 RES 24 R884 RES 24 R885 RES 24 R886 RES 24 R887 RES 24 R888 RES 24 R889 RES 24 R890 RES 24 R891 RES 24 R892 RES 24 R893 RES 24 R894 RES 24 R895 RES 24 R896 RES 24 R897 RES 24 R898 RES 24 R899 RES 24 R900 RES 24 R901 RES 24 R902 RES 24 R903 RES 24 R904 RES 24 R905 RES 24 R906 RES 24 R907 RES 24 R908 RES 24 R909 RES 24 R910 RES 24 R911 RES 24 R912 RES 24 R913 RES 24 R914 RES 24 R915 RES 24 R916 RES 24 R917 RES 24 R918 RES 24 R919 RES 24 R920 RES 24 R921 RES 24 R922 RES 24 R923 RES 24 R924 RES 24 R925 RES 24 R926 RES 24 R927 RES 24 R928 RES 24 R929 RES 24 R930 RES 24 R931 RES 24 R932 RES 24 R933 RES 24 R934 RES 24 R935 RES 24 R936 RES 24 R937 RES 24 R938 RES 24 R939 RES 24 R940 RES 24 R941 RES 24 R942 RES 24 R943 RES 24 R944 RES 24 R945 RES 24 R946 RES 24 R947 RES 24 R948 RES 24 R949 RES 24 R950 RES 24 R951 RES 24 R952 RES 24 R953 RES 24 R954 RES 24 R955 RES 24 R956 RES 24 R957 RES 24 R958 RES 24 R959 RES 24 R960 RES 24 R961 RES 24 R962 RES 24 R963 RES 24 R964 RES 24 R965 RES 24 R966 RES 24 R967 RES 24 R968 RES 24 R969 RES 24 R970 RES 24 R971 RES 24 R972 RES 24 R973 RES 24 R974 RES 24 R975 RES 24 R976 RES 24 R977 RES 24 R978 RES 24 R979 RES 24 R980 RES 24 R981 RES 24 R982 RES 24 R983 RES 24 R984 RES 24 R985 RES 24 R986 RES 24 R987 RES 24 R988 RES 24 R989 RES 24 R990 RES 24 R991 RES 24 R992 RES 24 R993 RES 24 R994 RES 24 R995 RES 24 R996 RES 24 R997 RES 24 R998 RES 24 R999 RES 24</p>	<p>U36 TSS180A0A 27 U37 VREG_LM2594 27 U38 VREG_LM2594 27 U39 741G32 22 U40 741G32 22 U42 COMPARATOR_LM7211 22 U43 TRANSCIEVER_881111 26 U44 LTC1761 27 U45 LTC3405 26 U46 LTC3411 24 U47 PAGE_MBLTY_M1_CSP64_667 19 20 21 U48 TPA_1146790Q 34 U49 VREG_LM2594 14 U50 TPA_114470V 34 U51 INTREPID 9 9 12 13 14 15 U52 KEYSWITCH_8842568 6 U53 AD27460 25 U54 AT9013200 0 U55 ORANGE_LMCT111 30 U56 APOLLO_MPC7447A_360 5 6 U57 COMPARATOR_LM7211 30 U58 SILL162 19 U60 VREG_MM571J 21 X01 SHORT 30 X02 SHORT 33 X03 SHORT 31 X04 SHORT 20 X05 SHORT 20 X06 SHORT 20 X08 SHORT 34 X09 SHORT 20 X010 SHORT 34 X011 SHORT 20 X012 SHORT 20 X013 SHORT 32 X014 SHORT 20 X015 SHORT 22 X017 SHORT 34 X018 SHORT 21 X023 SHORT 34 X025 SHORT 34 X027 SHORT 33 X028 SHORT 33 X029 SHORT 33 X030 SHORT 33 X031 SHORT 32 X032 SHORT 32 X034 SHORT 17 Y1 CRYSTAL 17 Y2 CRYSTAL 14 Y3 CRYSTAL_4P3H 29 Y4 CRYSTAL 29 Y5 CRYSTAL_4P3H 26 Z1 HOLE_VIA 4 Z2 HOLE_VIA 4 Z3 HOLE_VIA 4 Z4 HOLE_VIA 4 Z5 HOLE_VIA 4 Z6 HOLE_VIA 4 Z7 HOLE_VIA 4 Z8 HOLE_VIA 4 Z9 HOLE_VIA 4 Z10 HOLE_VIA 4 Z11 HOLE_VIA 4 Z12 HOLE_VIA 4 Z13 HOLE_VIA 4 Z14 HOLE_VIA 4 Z15 HOLE_VIA 4 Z16 HOLE_VIA 4 Z17 HOLE_VIA 4 Z18 HOLE_VIA 4 Z19 HOLE_VIA 4 Z20 HOLE_VIA 4 Z21 HOLE_VIA 4 Z22 HOLE_VIA 4 Z23 HOLE_VIA 4 Z24 HOLE_VIA 4 Z25 HOLE_VIA 4 Z26 HOLE_VIA 4 Z27 HOLE_VIA 4 Z28 HOLE_VIA 4 Z29 HOLE_VIA 4 Z30 HOLE_VIA 4 Z31 HOLE_VIA 4 Z32 HOLE_VIA 4 Z33 HOLE_VIA 4 Z34 HOLE_VIA 4 Z35 HOLE_VIA 4 Z36 HOLE_VIA 4 Z37 HOLE_VIA 4 Z38 HOLE_VIA 4 Z39 HOLE_VIA 4 Z40 HOLE_VIA 4 Z41 HOLE_VIA 4 Z42 HOLE_VIA 4 Z43 HOLE_VIA 4 Z44 HOLE_VIA 4 Z45 HOLE_VIA 4 Z46 HOLE_VIA 4 Z47 HOLE_VIA 4 Z48 HOLE_VIA 4 Z49 HOLE_VIA 4 Z50 HOLE_VIA 4 Z51 HOLE_VIA 4 Z52 HOLE_VIA 4 Z53 HOLE_VIA 4 Z54 HOLE_VIA 4 Z55 HOLE_VIA 4 Z56 HOLE_VIA 4 Z57 HOLE_VIA 4 Z58 HOLE_VIA 4 Z59 HOLE_VIA 4 Z60 HOLE_VIA 4 Z61 HOLE_VIA 4 Z62 HOLE_VIA 4 Z63 HOLE_VIA 4 Z64 HOLE_VIA 4 Z65 HOLE_VIA 4 Z66 HOLE_VIA 4 Z67 HOLE_VIA 4 Z68 HOLE_VIA 4 Z69 HOLE_VIA 4 Z70 HOLE_VIA 4 Z71 HOLE_VIA 4 Z72 HOLE_VIA 4 Z73 HOLE_VIA 4 Z74 HOLE_VIA 4 Z75 HOLE_VIA 4 Z76 HOLE_VIA 4 Z77 HOLE_VIA 4 Z78 HOLE_VIA 4 Z79 HOLE_VIA 4 Z80 HOLE_VIA 4 Z81 HOLE_VIA 4 Z82 HOLE_VIA 4 Z83 HOLE_VIA 4 Z84 HOLE_VIA 4 Z85 HOLE_VIA 4 Z86 HOLE_VIA 4 Z87 HOLE_VIA 4 Z88 HOLE_VIA 4 Z89 HOLE_VIA 4 Z90 HOLE_VIA 4 Z91 HOLE_VIA 4 Z92 HOLE_VIA 4 Z93 HOLE_VIA 4 Z94 HOLE_VIA 4 Z95 HOLE_VIA 4 Z96 HOLE_VIA 4 Z97 HOLE_VIA 4 Z98 HOLE_VIA 4 Z99 HOLE_VIA 4</p>					
B									
C									
D									