

# SCHEMATIC, Q45D, SEEDY\_U

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
E		385505	PRODUCTION RELEASED		
				DATE	DATE
				06/13/05	?

08/03/05


CSA	PDF	CIRCUIT	BLOCK
1	1	TABLE OF CONTENTS	
2	2	SYSTEM BLOCK DIAGRAM	
3	3	POWER BLOCK DIAGRAM	
4	4	REVISION HISTORY	
5	5	TABLE ITEMS	
6	6	FUNC TEST	
7	7	POWER CONNECTOR / POWER ALIAS	
8	8	SIGNAL ALIAS	
9	9	2.5V VREG	
10	10	1.2V VREG	
11	11	3.3V/5V PWRON SWITCHING	
12	12	VESTA POWER	
13	13	SMU	
14	14	CPU LOGIC ANALYZER CONNECTOR	
16	15	FAN 0, 1 AND SYSTEM TEMP SENSOR	
17	16	FAN 2 AND HARD DRIVE TEMP SENSOR	
18	17	I2C CONNECTIONS	
21	18	INDICATOR LED / AMBIENT LIGHT SENSOR	
22	19	1.5V VREG / U3LITE CORE	
23	20	SHASTA CORE	
24	21	U3LITE MISC	
25	22	SHASTA SERIAL	
26	23	PULSAR POWER	
27	24	PULSAR CLOCKS	
28	25	U3LITE APPLE PI	
29	26	NEO APPLE PI	
30	27	CPU STRAPS	
31	28	NEO POWER & BYPASS	
32	29	CPU BYPASS	
33	30	CPU VREG	
34	31	CPU VREG	
35	32	CPU VREG OUTPUT CAPS	
36	33	CPU DIODE CONDITIONER	
37	34	U3LITE MEMORY	
38	35	SERIES TERMINATION	
40	36	DIMMS	
44	37	PARALLEL TERMINATION	
45	38	PARALLEL TERMINATION	
46	39	VTT VREG	
48	40	U3LITE AGP	
49	41	GPU AGP	
50	42	GRAPHICS VREGS	

CSA	PDF	CIRCUIT	BLOCK
51	43	GPU CORE POWER	
52	44	GPU FRAME BUFFER	
53	45	FRAME BUFFER TERMINATION	
54	46	GRAPHICS DDR SDRAM A	
55	47	GRAPHICS DDR SDRAM B	
56	48	GPU STRAPS	
58	49	GPU DVI & DACS	
59	50	EXT VGA & TMDS	
60	51	U3LITE HYPERTRANSPORT	
62	52	SHASTA HYPERTRANSPORT	
64	53	HYPERTRANSPORT LA CONNECTORS	
73	54	PCI SERIES TERMINATION	
74	55	SHASTA PCI	
75	56	BOOT ROM	
76	57	AIRPORT EXTREME & BLUETOOTH	
77	58	USB2 PCI	
80	59	SHASTA DISK	
83	60	DISK CONNECTORS	
84	61	SHASTA ETHERNET	
86	62	VESTA ETHERNET PHY	
87	63	ETHERNET CONNECTOR	
88	64	SHASTA FIREWIRE	
89	65	VESTA FIREWIRE PHY	
90	66	FIREWIRE CONNECTORS	
91	67	USB HOST INTERFACE	
92	68	USB DEVICE INTERFACE	
94	69	MODEM CONNECTOR	
95*	70	PCM3052A AUDIO CODEC	
96*	71	LINE IN AMP	
98*	72	LINE OUT AMP	
100*	73	SPEAKER AMP	
101*	74	AUDIO CONNECTORS	
102*	75	AUDIO POWER SUPPLIES	

\* PAGES WHERE MASTER PAGE IS IN A DIFFERENT SCHEMATIC

DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING THIRD ANGLE PROJECTION	<b>METRIC</b>	Apple Computer Inc.
DRAFTER <input type="checkbox"/> DESIGN CK <input type="checkbox"/> ENG APPD <input type="checkbox"/> MFG APPD <input type="checkbox"/> QA APPD <input type="checkbox"/> DESIGNER <input type="checkbox"/> RELEASE <input type="checkbox"/> SCALE NONE <input type="checkbox"/>		NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
MATERIAL/FINISH NOTED AS APPLICABLE SIZE D		TITLE <b>SCHEMATIC, MLB, SEEDY_U</b>
		DRAWING NUMBER <b>051-6772</b> REV. <b>E</b> SHT 1 OF 102





**POWER BLOCK DIAGRAM**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT 3 OF 102		
NONE			

8	7	6	5	4	3	2	1
<b>DATE DESCRIPTION</b>							
10/20/04	CLONED DESIGN FROM GILA (Q45 A/B) REV G CHECKIN 00002	11/15/04	ADDED REGULATOR FOR GPU TPVDD ADDED POWER SEQUENCING FOR GRAPHICS REGULATORS ADDED TEST POINTS TO GRAPHICS FOR EXOR TESTING REMOVED EXTERNAL S/PDIF TRANSMITTER CHECKIN 01005	12/16/04	FIXED I2C_TMDS_SDA/SCL ON P 6 (P 46) NOSTUFF RICHTEK VTT VREG (P 59) STUFFED TMDS CHOKES (P 56) USING PWM FROM ATI GPU (P 38) FIXED MIN_NECK_WIDTH ON TD1 AND TD2 (P 92) ADDED NET_PHYSICAL_TYPE = USB2 TO TABLE (P 7) ADDED BATTERY SAFETY BYPASS OPTION (NOSTUFF) CHECKIN 05002 (P 50) ADDED Q5000 TO INPUT OF GPU VCORE VREG (P 6) REMOVED SOME FUNC_TEST PROPERTIES (P 50) GPU_VDCC_CT POWER SEQUENCING CHECKIN 05003	03/25/05	(P 80) CHANGED CAPS TO 1UF, REMOVED 10UF THAT WOULD NOT FIT (P 10) CHANGED R1003 TO 5.62K TO RAISE 1.2V REGULATOR TO 1.25 (P 6) ADDED NO_TEST PROPERTIES ON UNUSED SATA2 NETS (P 50) CHANGED R5091 TO 61.9K TO INCREASE VDCC_CT TO ABOUT 1.54V BOM RELEASE REV14, CHECKIN 14001
10/21/04	ADDED VESTA ADDED 1.2V REGULATOR FOR VESTA CORE ADDED 2.5V LDO FOR VESTA ADDED FW LATE VG PROTECTION REMOVED BCM5231 ETHERNET PHY REMOVED FW802A FW PHY REMOVED FW PORT POWER CIRCUITRY REMOVED MICRODASH CONNECTOR CHECKIN 00003	11/16/04	REMOVED P50 AIRPORT AND Q23 BLUETOOTH CONNECTORS, HOLES, & STANDOFFS ADDED Q85 AIRPORT & BLUETOOTH CONNECTOR CHECKIN 01006 (PP 16,17) REPLACED FAN CONTROL WITH NEW CIRCUIT (P 76) FINISHED CONNECTING Q85 CONNECTOR (P 7) ADDED PLATED HOLE ZH710 FOR TMDS GROUNDING (P 7) TIED BOTH EI RAILS TO 1.5V (P 5) NEW BOOTROM P/N (P 9) ADDED EXTRA 10UF INPUT CAP (P 12) VESTA_ENET_LOWPWR UPDATE (P 18) <RADAR 3878118> MOVED SMU I2C E BUS (P 22) CHANGED Q2250 TO 376S0143 (P 46) SLEEP SIGNAL TURNS OFF VTT VREG (P 58) REPLACED THERMAL SENSOR WITH LM63 (P 59) TIED UNUSED BUFFER ENABLE PINS HIGH (P 90) FIXED FW PORT NAMING (P 90) CHANGED R9090 TO 665 OHM (P 91) CHANGED USB2 CHIP GROUNDING (P 8) ALIASED VESTA JTAG TO TEST POINT NETS (P 9) <RADAR 3848846> ADDED PAD FOR 1NF CAP TO GATE OF Q903 CHECKIN 01007 / BOM RELEASE REV 02	12/17/04	(P 6) ADDED/REMOVED MORE FUNC_TEST PROPERTIES CHECKIN 05004 (P 50) GPU POWER SEQUENCING CHECKIN 05005	03/28/05	PVT RELEASE (REV A)
10/22/04	REMOVED NV18/34 GPU REMOVED AGP VREG (VR5001) REMOVED GPU VTT VREG ADDED 2.5V VREG FOR AZVDD REMOVED EXTERNAL TMDS TRANSMITTER ADDED RV351LE GPU CHECKIN 00004	11/18/04	ADDED PHYSICAL CONSTRAINTS AUDIO STUFFING CHANGES CHECKIN 02001	12/20/04	MINOR TEXT/COMMENT CHANGES EVT RELEASE (REV 6)	04/06/05	(P 25,62) RESTUFFED C2500,C2520,C2530,C6200,C6210 FOR SHASTA POWER DECOUPLING PVT RELEASE 2 (REV B)
10/26/04	GPU CORE POWER UPDATES ADDED VESTA ETHERNET LOWPWR CIRCUIT ADDED DEVELOPMENT LEDS FOR VESTA ENET CHECKIN 00005	11/20/04	(P 36) CONNECTED NEW CPU DIODE REFERENCE (P 77) USB2 IDESEL - NOW FROM USB2 SIDE (P 56) ADDED BOMOPTIONS FOR MEMORY STRAPS (PP 56, 58) CONNECTED PWM FROM RV351LEP & PUT IN PROTO WORKAROUND (P 25) <RADAR 3849835> NEW SHASTA XTAL (P 62) <RADAR 3849855> SHASTA HT_PIL FILTER COST REDUCTION (P 91) <RADAR 3849858> USB CAP COST REDUCTION (P 76) ADDED STANDOFFS FOR Q85 CARD (PP 16,17) NEW FAN CIRCUIT CAPS (C1603, C1653, C1703) (P 50) <RADAR 3865344> VDCC_CT SET TO 1.50V (P 50) <RADAR 3877855> TP_VDD SET TO 1.80V (P 12) VESTA_ENET_LOWPWR UPDATE (PP 10, 22, 34, 50) USED COMPARTOR FOR LOW VOLTAGE RAIL LEDS CHECKIN 02002	12/27/04	(P 25) REPLACED R2566 WITH 0 OHM TO ELIMINATE FW_LOWPWR GLITCH ADDED 0 OHM (R2570, NOSTUFF) TO BREAK FW_LOWPWR FROM SHASTA (P 56) STUFF R5610 TO PULL DOWN ATI_PWM SIGNAL TO ELIMINATE GLITCH (P 27-29) CONNECTED CPU_APSYNC FROM U3LITE AND DISCONNECTED FROM PULSAR NO STUFF: R2768,R2772,R2805,R2910 STUFF: R2806,R2911 (P 11) CHANGED C1102 TO 16V FOR SUPPLY AND COST ISSUES (P 5) ADDED KOA (337S3093) TO ALTERNATE PROCESSOR TABLE CHECKIN 07003 (P 5) MODIFIED PROCESSOR TABLE TO MATCH IBM'S TABLE, AGAIN. BOM RELEASE REV 8	04/22/05	(P 5) ADDED BPL, BRL, AND BNA PROCESSORS TO TABLE (P 50) CHANGED R5091 TO 56.2K TO INCREASE VDCC_CT TO ABOUT 1.65V REV C RELEASE
10/28/04	CONNECTED FRAME BUFFER ADDED 1.8V GPU VREG CONNECTED GPU TMDS AND VGA CONNECTED GPU POWER AND POWER FILTERS CHECKIN 00006	11/22/04	(P 49) CONNECTED AGPTEST RESISTOR TO VDDP (P 56) ADDED PADS FOR STRAPPING RESISTORS TO GPU_GPIO<14> (P 58) ADDED CONSTRAINT SETS (P 59) STUFFED AROUND Q5900 PANEL PWR SEQUENCING (P 59) LED 3 NOW DRIVEN FROM FPD_PWR_ON (P 3) CONNECTED SHASTA CORE POWER FOR POWER SEQUENCING (P 76) FIXED PCI_CBE_L<1> CONNECTION MORE PHYSICAL & SPACING UPDATES (P 83) <RADAR 3890225> OPTICAL DRIVE CONNECTOR CHANGED TO 516S0235 CHECKIN 02003 (P 56) ADDED OPTION OF USING PWM FROM SHASTA <RADAR 3849718, 3849767, 3849854> MADE ON & VISHAY FETS ALTERNATES (P5) ADDED U3L W/ NEW LAMINATE AS ALTERNATE (P 16) C1653 - REPLACED WITH LOWER HEIGHT CAP CHECKIN 02004	02/01/05	(P 75) BOOTROM REFLASHING ISSUE FIX: CHANGED R7502 TO 470 OHM (P 12) ADDED A CLAMP CIRCUIT FOR ENET_LOWPWR GLITCH (P 10,22) SHASTA & U3LITE VCORE IMPROVEMENT: STUFF C1005 & C2205 WITH 2200PF (P 13) CHANGED U1301 TO LEADED PART (353S0653) DUE TO SUPPLY (P 5) ADDED 34S0284 AND 34S0282 AS U3LITE ALTERNATES (OLD LAM) BOM RELEASE REV 9	04/25/05	(P 50) STUFFED R5020 0-OHM TO HELP ICT
11/01/04	ADDED VOLTAGE, LINE WIDTH, AND NECK WIDTH PROPERTIES FOR GRAPHICS TIED PFCORE_NB DIRECTLY TO PP1V5_PWRON (REMOVED R707) REPLACED EMC FERRITES WITH 0 OHM RESISTORS FOR GRAPHICS AND FANS REMOVED VESTA CORE REGULATOR REPURPOSED 1.2V REGULATOR FOR VESTA AND SHASTA CHANGED FW LATE VG CIRCUITRY TO MATCH Q78 & Q86 CHECKIN 00007	11/23/04	(P 76) TABLED IN NEW STANDOFFS FOR Q85 CARD PROTO RELEASE (REV 3)	02/03/05	(P 28) CHANGED APSYNC SERIES TERMINATION R2806 TO 10 OHM (P 5) ADDED LEAD FREE PARTS AS ALTERNATE FOR U1301 & VRA201 DUE TO SUPPLY (P 8) REMOVED SMU DOWNLOAD CONNECTOR FROM DEVELOPMENT BOM (P 92) STUFFED USB COMMON MODE CHOKES FOR EMC CHECKIN 09002	06/07/05	(P 54,55) CHANGED HYNIX FRAME BUFFER TO 333S0341 (NEW HYNIX SCREEN, SAME PART)
11/03/04	<RADAR 3848831> MOVED SMU RESET BUTTON TO DEVELOPMENT BOM <RADAR 3849762> MOVED SMU DOWNLOAD CONNECTOR TO DEVELOPMENT BOM <RADAR 3849798> REDUCED CAPACITANCE OF C1100 & C1102 MASTER PAGE SYNC: FRAME BUFFER SWAPS FOR CLEANER ROUTING REMOVED VESTA ROM AUDIO COST REDUCTIONS <RADAR 3849747 & 3849751> AUDIO 3052A CODEC ADDED 1.55V VREG FOR GPU VDCC_CT MOVED VTT VREG TO 2.5V PWRON TO REDUCE CURRENT THROUGH Q903 CHANGED FETS IN GPU CORE FOR COST REDUCTION ADDED SPACING & PHYSICAL CONSTRAINTS TO FRAME BUFFER CHECKIN 00008	12/02/04	(P 90) FIXED ALIAS PROBLEM WITH FW_TPB2_PD (P 90) FIXED FW_CPS SHORT (P 35) REMOVED DS3500 & DS3501 (P 83) REMOVED SECOND SATA CONNECTOR CHECKIN 03001 CONVERTED DISCRETES TO LEAD FREE CHECKIN 03002	02/04/05	(P 50) <RADAR 3919121> NOSTUFF U5090 AND RELATED COMPONENTS STUFFED R5092 FOR 1.5V GPU VDCC_CT	06/13/05	(P 6) ADDED 338S0263 AS ALTERNATE FOR U4900 (RV351 GPU WITH EUTECTIC BUMPING) REV E RELEASE
11/04/04	REMOVED 1.6GHZ PROCESSORS CHANGED VOLTAGE SETTING OF 2.5V VREG TO 2.588V FROM 2.62V 1.2V VREG COST REDUCTIONS - Q1002 TO NFD60N02R; C1002/3 TO 10UF CERM U2850 - REMOVED MAXIM AS AN ALTERNATE MOVED GPU ZENER DIODES TO VREG PAGE SINCE THEY SHOULD BE PLACED NEAR THE VREGS ADDED 8MX32 GRAPHICS MEMORY ADDED GIGABIT ETHERNET CONNECTOR CHECKIN 00009	12/07/04	CHANGED U7700 BACK TO LEADED PART (P 5) REMOVED ORIGINAL U3LITE (NEW LAMINATE ONLY FOR C/D) (P 49) CHANGED GPU TO RV351LEP (338S0231) (P 76) NOW HAVE CORRECT SYMBOL FOR STANDOFFS (P 76) J7650 - NEW TO ALLOW 5MM CONNECTED HEIGHT BOM RELEASE REV 04	02/08/05	(P 7) REMOVED ZH701 (P 12) STUFF R1251, CHANGE C1250 TO 10UF, R1262=100K TO LENGTHEN VESTA RESET AND LOWPWR DELAY (P 59) <RADAR 3849662> STUFFED PANEL POWER SEQUENCING FOR BOTH 17 AND 20 INCH CHECKIN 09003 (P 92) <RADAR 3742725> CHANGED USB COMMON MODE CHOKES TO 120-OHM 155S0232 (P 59) NOSTUFF R5950, STUFF R5923 FOR 17 INCH PANEL POWER FROM FP3V3_RUN		
11/06/04	ADDED GPU STRAPS CONNECTED GPU GPIOS REMOVED ON BOARD POWER SUPPLY TEMP SENSOR ADDED AMBIENT LIGHT SENSOR CONNECTOR CONNECTED GPU TEMP SENSOR REMOVED CPU VREG 4TH PHASE ADDED DEVELOPMENT LEDS TO REGULATORS CHECKIN 00010	12/09/04	CHANGED ALIASES TO SYNONYMS CHANGED LINE AND NECK WIDTHS TO METRIC CHECKIN 04001	02/09/05	CHECKIN 09004		
11/07/04	ADDED MORE GPU CONSTRAINTS <RADAR 3616348, 3621390> CHANGED FL5900-2 TO 220 OHM <RADAR 3848846> 2.5V RUN FET COST REDUCTION <RADAR 3848859> 1.2V, 1.5V RUN FET COST REDUCTIONS <RADAR 3848887> 5V & 3.3V PWRON FET COST REDUCTIONS <RADAR 3849622> STUFFED AROUND TMDS FILTERS <RADAR 3849656> STUFFED AROUND RGB FILTERS <RADAR 3849806> CHEAPER SMU CRYSTAL <RADAR 3849857> CHEAPER USB2 CRYSTAL BOM RELEASE REV 01	12/13/04	ADDED 2.0 GHZ AND ADDITIONAL 1.8 GHZ ALTERNATE PROCESSORS VESTA XTAL: R5815=249, R8609=332, R8921=332 VESTA ENET: R1262=10K, C1260=10U, R1251=NO STUFF, C1250=2.2U FANS: NO STUFF DZ1601, DZ1651, DZ1701 STUFFED R1604, R1654, R1704 CHECKIN 04002	02/10/05	(P 59) <RADAR 3919083> CHANGED R5971 AND R5972 TO 33 OHMS (P 56) <RADAR 3960901, 4000359> GPU GPIO GLITCH STUFFED: U5600, U5601 NOSTUFF: R5609, R5621 DVT RELEASE (REV 10) (P 56) <RADAR 3960901, 4000359> GPU GPIO GLITCH STUFFED: C5600, C5601		
11/08/04	FRAME BUFFER PIN SWAPS <RADAR 3848846> UPDATE OF 2.5V RUN FET COST REDUCTION <RADAR 3849743> ADDED RESISTORS TO STUFF AROUND USB FILTERS CHECKIN 01001	12/14/04	2.5 V REGULATOR - NEW NARROWER OUTPUT CAPS (C908, C909) (P 46) REMOVED SEMTECH REGULATOR, ADDED RICHTEK AS ALTERNATE VTT (P 13) CHANGED FAN1 OUTPUT CAP BACK TO THROUGH-HOLE (P 59) SWAPPED INVERTER CONNECTOR GENDER CHECKIN 04003 (P 46) RICHTEK VTT UPDATES BOM RELEASE REV 5	02/15/05	(P 12) CHANGED C1250 TO 6.3V PART, TO MATCH A PART ALREADY ON THE BOM (P 5) ADDED 353S0687 (LEADED) AS ALTERNATE FOR 353S0959 (LEAD FREE) U9800		
11/09/04	<RADAR 3848850> REGULATOR COST REDUCTIONS <RADAR 3849767> 2.5V VREG COST REDUCTIONS <RADAR 3849772> REMOVED OUTPUT CAP ON 1.2V ALL VREG <RADAR 3849820> SHASTA FILTER COST REDUCTION <RADAR 3849854> GPU CORE VREG COST REDUCTION <RADAR 3865344> SET GPU VDCC_CT VREG TO 1.55V CHECKIN 01002	12/15/04	(P 6) ADDED NO_TSEST PROPERTIES (P 12) VESTA ENET LOW POWER FIX CHECKIN 05001	02/16/05	ADDED PAGE TITLE PROPERTIES FOR SCHEMATIC REUSE WITH M23/M33		
11/10/04	CHANGED SOURCE OF Q1003 TO PP1V2_ALL RGB TERMINATION NOW CONNECTED TO DIGITAL GROUND WHITE LED - CHANGED INDUCTORS TO 0 OHM RESISTORS UPDATED POWER BLOCK DIAGRAM CHECKIN 01003 <RADAR 3848850> 2.5V VREG COST REDUCTION CHECKIN 01004			02/17/05	(P 12) YET ANOTHER VESTA RESET/LOWPWR STUFFING CHANGE (P 16,17,36) ADDED SIGNAL ALIASES FOR SCHEMATIC REUSE WITH M23 (P 50) RE-STUFFED GPU 1.5V VDCC_CT BECAUSE OF LEAKAGE WORRIES BOM RELEASE REV 11		
				03/07/05	(P 12) MADE CONNECTION FOR VESTA RESET FINAL FOR PVT (P 49) STUFFED 470 OHMS FOR R4912 TO AVOID PCI_RESET GLITCH FROM GPU (P 50) ADDED FET TO SPLIT 3.3V POWER TO GPU I/O (P 59) HACK FOR PANEL POWER SEQ.OPTION FROM SYS_SLEEP (P 6, 58) ADDED TEST POINTS FOR NEC AND ATI CHECKIN 11002 (03/11)		
				03/17/05	(P 50, 59) FINALIZED STUFFING OPTIONS FOR ATI POWER SEQUENCE HACK BOM RELEASE REV 12, CHECKIN 12001		
				03/21/05	(P 8,12,89) CHANGED VESTA STRAP PULL UP/DOWN RES TO 1K PER BROADCOM (P 13) RELOADED Y1300 DUE TO LIBRARY CHANGE BOM RELEASE REV 13		
				03/22/05	(P 16) REMOVED OPTICAL TEMP SENSOR (U1602) FOR BETTER I2C BUS ROUTING CHECKIN 13001		
				03/24/05	(P 5) ADDED LEADED ALTERNATE FOR VRA200, LM117 (P 10,80) ADDED CAPS ON 1.2V RAIL TO REDUCE SATA POWER NOISE CHECKIN 13002		

**E**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER
	D	051-6772
SCALE	SHT	OF
NONE	4	102

8

7

6

5

4

3

2

1

### PROCESSORS

#### QUALIFIED

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
337S3055	1	PROCESSOR	BGA-576-1MM	IC, GPUL, DD3.1, 2.0G, 85C, KPA	2.0GHZ	1.20V	42W	?	U2900	CPU_2_0GHZ
337S3060	1	PROCESSOR	BGA-576-1MM	IC, GPUL, DD3.1, 1.8G, 85C, JPA	1.8GHZ	1.20V	42W	?	U2900	CPU_1_8GHZ

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	VOLTAGE
337S3061	337S3060	CPU_1_8GHZ	U2900	IC, DD3.1, 1.8G, JRA	1.25V
337S2969	337S3060	CPU_1_8GHZ	U2900	IC, DD3.0, 1.8G, BPA	1.20V
337S2970	337S3060	CPU_1_8GHZ	U2900	IC, DD3.0, 1.8G, BRA	1.25V
337S2981	337S3060	CPU_1_8GHZ	U2900	IC, DD3.0, 1.8G, BPL	1.20V
337S2982	337S3060	CPU_1_8GHZ	U2900	IC, DD3.0, 1.8G, BRL	1.25V
337S2998	337S3060	CPU_1_8GHZ	U2900	IC, DD3.0, 1.8G, BNA	1.20V
337S3093	337S3055	CPU_2_0GHZ	U2900	IC, DD3.1, 2.0G, KQA	1.15V
337S3056	337S3055	CPU_2_0GHZ	U2900	IC, DD3.1, 2.0G, KRA	1.25V
337S3058	337S3055	CPU_2_0GHZ	U2900	IC, DD3.0, 2.0G, CPA	1.20V
337S3059	337S3055	CPU_2_0GHZ	U2900	IC, DD3.0, 2.0G, CRA	1.25V

### ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0320	1	IC, U3LITE, NEW LAM, 300MM, PBGA	U3	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
343S0321	343S0320		U3	U3L, NEW LAM, 200MM
343S0284	343S0320		U3	U3L, OLD LAM, 300MM
343S0282	343S0320		U3	U3L, OLD LAM, 200MM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0283	1	IC, ASIC, SHASTA, V1.1, PBGA	U2300	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0324	1	IC, ASIC, VESTA, V1.3	U8600	

### MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
062-2082	1	SPEC, VENDOR PACKAGING PROCEDURE	VPP1	
820-1747	1	PCB, FAB, MLB	MLB1	
825-6447	1	BARCODE LABEL, MLB, Q45	LBL1	
051-6772	1	PCB, SCHEM, MLB	SCH1	
341T1667	1	IC, FLASH, 1MX8, 3.3V, 90NS	U7500	
341T1703	1	IC, SMU, Q45C/D	U1300	
CRITICAL 603-6015	1	HEAT SINK ASSEMBLY 17 IN	MECH17	17_INCH_LCD
CRITICAL 603-6016	1	HEAT SINK ASSEMBLY 20 IN	MECH20	20_INCH_LCD

### ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0119	378S0114		LED700, LED702, LED5900	KINGBRIGHT LED
376S0204	376S0130		Q3310, Q3320, Q3410	MOSFET, N-CH, VISHAY
376S0207	376S0146		Q3311, Q3321, Q3411	MOSFET, N-CH, VISHAY
353S0960	353S0733		VRA201	MAX8510, L-F PART
353S0958	353S0653		U1301	DS1338, L-F PART
353S0687	353S0959		U9800	MAX9722 LEAD
353S0539	353S0898		VRA200	LM1117 LEAD
338S0263	338S0231		U4900	RV351 GPU EUTECTIC

### TABLE ITEMS

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6772E  
SCALE NONE SHEET 5 OF 102

8

7

6

5

4

3

2

1



8	7	6	5	4	3	2	1
<p>NO_TEST=YES TP_FBBCS1_L 53</p> <p>NO_TEST=YES AGP_CLK66M_GPU_R 27</p> <p>NO_TEST=YES AGP_CLK66M_NB_R 6 27</p> <p>NO_TEST=YES AUD_4V5_FB 102</p> <p>NO_TEST=YES CPU_HTBEN_R 27</p> <p>NO_TEST=YES EI_CPU_SYNC_R 27</p> <p>NO_TEST=YES AGP_CLK66M_NB_R 6 27</p> <p>NO_TEST=YES EI_NB_SYNC_R 6</p> <p>NO_TEST=YES ERROR_LED 8</p> <p>NO_TEST=YES HT_CLK66M_NB_R 27</p> <p>NO_TEST=YES HT_CLK66M_SB_R 27</p> <p>NO_TEST=YES HT_VREF_DEBUG 64</p> <p>NO_TEST=YES ITS_RUNNING 7</p> <p>NO_TEST=YES LED801_1 8</p> <p>NO_TEST=YES LED802_1 8</p> <p>NO_TEST=YES PCI_CLK66M_SB_INT_R 27</p> <p>NO_TEST=YES PCI_CLK_P3_R 27</p> <p>NO_TEST=YES PCI_CLK_P4_R 27</p> <p>NO_TEST=YES PN1 33</p> <p>NO_TEST=YES PN2 33</p> <p>NO_TEST=YES PN3 34</p> <p>NO_TEST=YES Q800_D 8</p> <p>NO_TEST=YES Q800_G 8</p> <p>NO_TEST=YES Q801_B 8</p> <p>NO_TEST=YES Q802_B 8</p> <p>NO_TEST=YES Q802_E 8</p> <p>NO_TEST=YES Q803_B 8</p> <p>NO_TEST=YES Q901_GATE 9</p> <p>NO_TEST=YES Q902_DRAIN 9</p> <p>NO_TEST=YES Q1002_DRAIN 10</p> <p>NO_TEST=YES TP_AGP_MB_AGP8X_DET_L 48</p> <p>NO_TEST=YES TP_ATTENTION 29</p> <p>NO_TEST=YES TP_AFN 29</p> <p>NO_TEST=YES TP_PSR01 29</p> <p>NO_TEST=YES TP_PSR02 29</p> <p>NO_TEST=YES TP_PSYNCOUT 29</p> <p>NO_TEST=YES TP_USB2_PWREN&lt;2&gt; 92</p> <p>NO_TEST=YES TP_USB2_PWREN&lt;3&gt; 92</p> <p>NO_TEST=YES TP_USB2_PWREN&lt;4&gt; 92</p>	<p>NO_TEST=YES TP_RAM_CKE_R&lt;3&gt; 8</p> <p>NO_TEST=YES TP_RAM_CKE_R&lt;6&gt; 8</p> <p>NO_TEST=YES TP_RAM_CKE_R&lt;7&gt; 8</p> <p>NO_TEST=YES TP_RAM_CS_L_R&lt;10&gt; 8</p> <p>NO_TEST=YES TP_RAM_CS_L_R&lt;11&gt; 8</p> <p>NO_TEST=YES TP_RAM_CS_L_R&lt;2&gt; 8</p> <p>NO_TEST=YES TP_RAM_CS_L_R&lt;3&gt; 8</p> <p>NO_TEST=YES TP_RAM_MUXEN0 8</p> <p>NO_TEST=YES TP_RAM_MUXEN4 8</p> <p>NO_TEST=YES TP_NB_PM_SLEEP0 24</p> <p>NO_TEST=YES TP_J4000_SJRESET_L 40</p> <p>NO_TEST=YES TP_J4001_SJRESET_L 40</p> <p>NO_TEST=YES U2100_UNUSED 21</p> <p>NO_TEST=YES PLS_CLK_66M_0_R 27</p> <p>NO_TEST=YES PLS_CLK_66M_1_R 27</p> <p>NO_TEST=YES SATA_CLK25M_R 27</p>	<p>NO_TEST=YES SB_CLK25M_ATA_R 27</p> <p>NO_TEST=YES TEK_HT_A7 44</p> <p>NO_TEST=YES TEK_HT_A9 44</p> <p>NO_TEST=YES TEK_HT_A10 44</p> <p>NO_TEST=YES TEK_HT_A12 44</p> <p>NO_TEST=YES TEK_HT_B10 44</p> <p>NO_TEST=YES TEK_HT_B12 44</p> <p>NO_TEST=YES TP_PCI_CLK_P4 8</p> <p>NO_TEST=YES U900_COMP 9</p> <p>NO_TEST=YES U900_GATE_H 9</p> <p>NO_TEST=YES U900_GATE_L 9</p> <p>NO_TEST=YES U900_SS 9</p> <p>NO_TEST=YES U900_VC 9</p> <p>NO_TEST=YES U900_VC_D 9</p> <p>NO_TEST=YES U900_VC_R 9</p> <p>NO_TEST=YES U1000_FEEDBACK 10</p> <p>NO_TEST=YES UATA_DASP_L_DS 83</p>	<p>NO_TEST=TRUE EI_CPU_TO_NB_AD&lt;0..43&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_CLK_N 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_CLK_P 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_SR_N&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_CPU_TO_NB_SR_P&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_AD&lt;0..43&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_CLK_P 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_CLK_N 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_SR_N&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_NB_TO_CPU_SR_P&lt;0..1&gt; 14 28 29</p> <p>NO_TEST=TRUE EI_OREQ_L 14 28 29 30</p> <p>NO_TEST=TRUE EI_SE 14 28 29 30</p> <p>NO_TEST=TRUE I2C_SMU_A_SCL_OUT_L 13 14 18</p> <p>NO_TEST=TRUE I2C_SMU_A_SDA_OUT_L 13 14 18</p> <p>NO_TEST=TRUE MCP_L 14 29</p> <p>NO_TEST=TRUE RI_L 14 29 30</p> <p>NO_TEST=TRUE SYNCENABLE 14 29 30</p> <p>NO_TEST=TRUE TP_PROC_TRIGGER_OUT 14 29</p> <p>NO_TEST=TRUE EI_CPU1_SYNC 14 27</p> <p>NO_TEST=TRUE CPU1_HTBEN_R 14 27</p> <p>NO_TEST=TRUE EI_CPU1_SYNC_R 14 27</p>	<p>AUD_MIC_IN_N_CONN FUNC_TEST=TRUE</p> <p>AUD_MIC_IN_P_CONN FUNC_TEST=TRUE</p> <p>FW_VP FUNC_TEST=TRUE</p> <p>GND_AUDIO_MIC_CONN FUNC_TEST=TRUE</p> <p>I2C_HP_TEMP_SCL FUNC_TEST=TRUE</p> <p>I2C_HP_TEMP_SDA FUNC_TEST=TRUE</p> <p>I2C_SB_SCL FUNC_TEST=TRUE</p> <p>I2C_SB_SDA FUNC_TEST=TRUE</p> <p>KPGND2 FUNC_TEST=TRUE</p> <p>KPVDD2 FUNC_TEST=TRUE</p> <p>I2C_TMDS_SCL FUNC_TEST=TRUE</p> <p>I2C_TMDS_SDA FUNC_TEST=TRUE</p> <p>PCI_AD&lt;31..0&gt; FUNC_TEST=TRUE</p> <p>PCI_CBE_L&lt;3..0&gt; FUNC_TEST=TRUE</p> <p>PCI_CLK33M_AIRPORT FUNC_TEST=TRUE</p> <p>PCI_SLOTA_REQ_L FUNC_TEST=TRUE</p> <p>PCI_SLOTA_GNT_L FUNC_TEST=TRUE</p> <p>PCI_SLOTA_INT_L FUNC_TEST=TRUE</p> <p>PCI_RESET_L FUNC_TEST=TRUE</p> <p>PCI_FRAME_L FUNC_TEST=TRUE</p> <p>PCI_TRDY_L FUNC_TEST=TRUE</p> <p>PCI_IRDY_L FUNC_TEST=TRUE</p> <p>PCI_STOP_L FUNC_TEST=TRUE</p> <p>PCI_DEVSEL_L FUNC_TEST=TRUE</p> <p>PCI_PAR FUNC_TEST=TRUE</p> <p>PCI_SLOTA_IDSEL FUNC_TEST=TRUE</p> <p>ROM_CS_L FUNC_TEST=TRUE</p> <p>ROM_OL FUNC_TEST=TRUE</p> <p>ROM_WE_L FUNC_TEST=TRUE</p> <p>ROM_ONBOARD_CS_L FUNC_TEST=TRUE</p> <p>AIRPORT_CLKRUN_L_PD FUNC_TEST=TRUE</p> <p>USB_BT_N FUNC_TEST=TRUE</p> <p>USB_BT_P FUNC_TEST=TRUE</p> <p>USB2_PORT1_N_F FUNC_TEST=TRUE</p> <p>USB2_PORT1_P_F FUNC_TEST=TRUE</p> <p>USB2_PORT2_N_F FUNC_TEST=TRUE</p> <p>USB2_PORT2_P_F FUNC_TEST=TRUE</p> <p>USB2_PORT3_N_F FUNC_TEST=TRUE</p> <p>USB2_PORT3_P_F FUNC_TEST=TRUE</p> <p>PP5V_USB2_PORT1_F FUNC_TEST=TRUE</p> <p>PP5V_USB2_PORT2_F FUNC_TEST=TRUE</p> <p>PP5V_USB2_PORT3_F FUNC_TEST=TRUE</p> <p>I2S1_DEV_TO_SB_DTI 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2S1_SYNC 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2S1_BITCLK 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2S1_MCLK 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2S1_SB_TO_DEV_DTO 2 TEST POINTS FUNC_TEST=TRUE</p> <p>I2S1_RESET_L 2 TEST POINTS FUNC_TEST=TRUE</p> <p>MODEM_RING2SYS_L 2 TEST POINTS FUNC_TEST=TRUE</p> <p>TMDS_CKM FUNC_TEST=TRUE</p> <p>TMDS_D1M FUNC_TEST=TRUE</p> <p>PPVCC_TMDS FUNC_TEST=TRUE</p> <p>PP3V3_DDC FUNC_TEST=TRUE</p> <p>TD0M FUNC_TEST=TRUE</p> <p>TD0P FUNC_TEST=TRUE</p> <p>TD1P FUNC_TEST=TRUE</p> <p>TD2M FUNC_TEST=TRUE</p> <p>TD2P FUNC_TEST=TRUE</p> <p>TCKP FUNC_TEST=TRUE</p> <p>I2C_TMDS_SDA FUNC_TEST=TRUE</p> <p>I2C_TMDS_SCL FUNC_TEST=TRUE</p> <p>GND_CHASSIS_TMDS FUNC_TEST=TRUE</p> <p>FILT_ANALOG_RED FUNC_TEST=TRUE</p> <p>FILT_ANALOG_GRN FUNC_TEST=TRUE</p> <p>FILT_ANALOG_BLU FUNC_TEST=TRUE</p> <p>VGA_HSYNC_R FUNC_TEST=TRUE</p> <p>VGA_VSYNC_R FUNC_TEST=TRUE</p> <p>MON_DETECT FUNC_TEST=TRUE</p> <p>PP24V_INV FUNC_TEST=TRUE</p> <p>GND_20_INV FUNC_TEST=TRUE</p> <p>INV_20_LCD_PWM FUNC_TEST=TRUE</p> <p>INV_20_CUR_HI_F FUNC_TEST=TRUE</p> <p>GND_17_INV FUNC_TEST=TRUE</p> <p>PP5V_AGP_RL FUNC_TEST=TRUE</p> <p>INV_17_LCD_PWM_F FUNC_TEST=TRUE</p> <p>INV_17_CUR_HI_F FUNC_TEST=TRUE</p> <p>CPU_VID_R&lt;5..0&gt; FUNC_TEST=TRUE</p> <p>KPVDD2_FMAX FUNC_TEST=TRUE</p> <p>KPGND2_FMAX FUNC_TEST=TRUE</p> <p>TDIODE_POS_FMAX FUNC_TEST=TRUE</p> <p>TDIODE_NEG_FMAX FUNC_TEST=TRUE</p> <p>CORE_ISNS_M FUNC_TEST=TRUE</p> <p>CORE_ISNS_P FUNC_TEST=TRUE</p>	<p>PP12V_RUN 10 TEST POINTS FUNC_TEST=TRUE</p> <p>PP5V_ALL 5 TEST POINTS FUNC_TEST=TRUE</p> <p>PP5V_RUN 5 TEST POINTS FUNC_TEST=TRUE</p> <p>PP3V3_RUN 5 TEST POINTS FUNC_TEST=TRUE</p> <p>PP24V_RUN 5 TEST POINTS FUNC_TEST=TRUE</p> <p>PP5V_DISK 5 TEST POINTS FUNC_TEST=TRUE</p> <p>PP12V_DISK 5 TEST POINTS FUNC_TEST=TRUE</p> <p>GND 12 TEST POINTS FUNC_TEST=TRUE</p> <p>PP2V5_RUN FUNC_TEST=TRUE</p> <p>PP1V5_RUN FUNC_TEST=TRUE</p> <p>PP5V_PWRON FUNC_TEST=TRUE</p> <p>PP3V3_PWRON FUNC_TEST=TRUE</p> <p>PP1V2_PWRON FUNC_TEST=TRUE</p> <p>PPVCORE_PWRON_SB FUNC_TEST=TRUE</p> <p>PP3V3_ALL_SMU FUNC_TEST=TRUE</p> <p>PP5V_RUN_CPU FUNC_TEST=TRUE</p> <p>PPVCORE_NB FUNC_TEST=TRUE</p> <p>PPVCORE_CPU FUNC_TEST=TRUE</p> <p>PP12V_CPU FUNC_TEST=TRUE</p> <p>VCORE_SENSE_GND FUNC_TEST=TRUE</p> <p>VCORE_SENSE_VOUT FUNC_TEST=TRUE</p> <p>SMU_MANUAL_RESET_L 2 TEST POINTS FUNC_TEST=TRUE</p> <p>SYS_POWER_BUTTON_L 2 TEST POINTS FUNC_TEST=TRUE</p> <p>POWER_BUTTON_L FUNC_TEST=TRUE</p> <p>RESET_BUTTON_L FUNC_TEST=TRUE</p> <p>SMU_RESET_L FUNC_TEST=TRUE</p> <p>SYS_POWERUP_L FUNC_TEST=TRUE</p> <p>SYS_SLEEP FUNC_TEST=TRUE</p> <p>SYS_POWERFAIL_L FUNC_TEST=TRUE</p> <p>U900_FEEDBACK FUNC_TEST=TRUE</p> <p>U2200_FEEDBACK FUNC_TEST=TRUE</p> <p>ANALOG_RED FUNC_TEST=TRUE</p> <p>ANALOG_GRN FUNC_TEST=TRUE</p> <p>ANALOG_BLU FUNC_TEST=TRUE</p> <p>AUDIO_IO_DET_L FUNC_TEST=TRUE</p> <p>ROM_WP_L FUNC_TEST=TRUE</p> <p>UATA_DD&lt;15..0&gt; FUNC_TEST=TRUE</p> <p>UATA_DA&lt;2..0&gt; FUNC_TEST=TRUE</p> <p>UATA_CS0_L FUNC_TEST=TRUE</p> <p>UATA_CS1_L FUNC_TEST=TRUE</p> <p>UATA_RESET_L FUNC_TEST=TRUE</p> <p>UATA_DSTROBE_R FUNC_TEST=TRUE</p> <p>UATA_HSTROBE FUNC_TEST=TRUE</p> <p>UATA_STOP FUNC_TEST=TRUE</p> <p>UATA_DMARQ_R FUNC_TEST=TRUE</p> <p>UATA_DMACK_L FUNC_TEST=TRUE</p> <p>UATA_INTRO_R FUNC_TEST=TRUE</p> <p>UATA_IOC16_FU FUNC_TEST=TRUE</p> <p>UATA_CSEL_PD FUNC_TEST=TRUE</p> <p>UATA_DASP_L FUNC_TEST=TRUE</p> <p>TDIODE_NEG FUNC_TEST=TRUE</p>		
D							D
C							C
B							B
A							A

**FUNC TEST**

SYNC\_MASTER=N/A SYNC\_DATE=N/A


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



**POWER CONN / ALIAS**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6772</b>	REV. <b>E</b>
	SCALE NONE	SHEET <b>7</b>	OF <b>102</b>

D

D

C


C

B

B




A

A








ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
R840	SMU_RESET	P25MM
R841	SMU_RESET	P25MM

SYS\_COLD\_RESET\_L 13 24  
SYS\_WARM\_RESET\_L 8 25 74 77



J802 & R826 CAN MOVE TO DEVELOPMENT BOM POST RAMP



SIGNAL ALIAS	
SYNC_MASTER=N/A	SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



# 2.5V VOLTAGE REGULATOR



NOTE:  
 SET OUTPUT=2.588V FOR FRAMEBUFFER.  
 IRU3037CS VREF=1.25VDC  
 $V_{OUT} = V_{REF} * (R_{903} + R_{905}) / R_{905} = 2.588VDC$


PEAK CURRENT OF TOTAL RAILS  
 12.68A WITH DIMM TERMINATION  
 9.24A WITHOUT DIMM TERMINATION

www.laptop-schematics.com

2.5V VREG	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	9 OF	102
NONE			

# PP1V2\_ALL VOLTAGE REGULATOR




NOTE:  
 SET OUTPUT=1.2V  
 IRU3037ACS VREF=0.8VDC  
 VOUT=VREF\*(R1003+R1005)/R1005=1.206VDC  
 PEAK CURRENT OF TOTAL RAILS  
 ~3A <-- NEED TO VERIFY

## PP1V2\_PWRON FET SWITCH PEAK CURRENT ??A




## PP1V2\_RUN FET SWITCH PEAK CURRENT ??A



**1.2V VREG**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	10 <sup>OF</sup>	102
NONE			



**5V & 3.3V VREGS**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6772</b>	REV. <b>E</b>
	SCALE NONE	SHT 11 OF	102

# Page Notes


Power aliases required by this page:

Signal aliases required by this page:  
(NONE)



BOM options provided by this page:  
- VESTA1V2\_BURST / VESTA1V2\_PULSE  
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

## Ethernet LowPwr

ETHERNET PORTION IN LOW POWER MODE  
WHEN NOT IN RUN MODE.



## 2.5V LDO



To keep Vesta from being held in reset when system is off  
NOTE: Reset GPIO is active HIGH

Vesta Core / Misc	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	OF	12 102
NONE			



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_CLK10M_XTAL	P25MM	
SMU_CLK10M_XTAL	P25MM	
SMU_CLK10M_XTAL	P25MM	
SMU_CLK10M_XTAL	P25MM	
RTC_CLK32K_XTAL	P25MM	
RTC_CLK32K_XTAL	P25MM	

### Page Notes

Power aliases required by this page:  
 - PP3V3\_ALL\_SMU  
 - PP3V3\_ALL\_RTC  
 - PP3V3\_PWRON\_SMU  
 - PPVREF\_SMU (SMU AVCC or 2.5V reference)

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)


NOTE: CPU current/voltage monitoring (CPU\_SENSE\_I/CPU\_SENSE\_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND SMU AVSS. SMU\_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND SMU AVSS). None of those capacitors are provided on this page.


NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.


## System Management Unit



### Real Time Clock



### SMU Pull-ups / pull-down



### Alternate Functions

Portable		Consumer		Tower & Server	
Port		Port		Port	
13 FAN_RPM3	0.4	13 FAN_TACH3	2.5	13 CPU_VID<0>	6.0
13 FAN_RPM4	0.5	13 FAN_TACH4	2.6	13 CPU_VID<1>	6.1
13 FAN_RPM5	0.6	13 FAN_TACH5	2.7	13 CPU_VID<2>	6.2
13 SYS_POWERFAIL_L	1.5	13 SMU_CHARGE_BATT	3.6	10 I2C_SMU_CPU_SDA_IN	7.2
13 SYS_DRIVE_BAY_INT_L	1.6			10 I2C_SMU_CPU_SCL_IN	7.4
13 SYS_DOOR_AJAR_L	1.7				
13 FAN_PWM8	7.6				

### System Management Unit

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	13	OF 102
NONE			



**CPU LOGIC ANALYZER**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT		OF
NONE	14		102

FAN 0



FAN 1



FAN 0, 1 & SYSTEM TEMP

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772 E	
SCALE	SHT	OF	
NONE	16	102	



REMOTE HARD DRIVE TEMP SENSOR



FAN 2 & HD TEMP

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT		OF
NONE	17		102





NOTE: REMOVED FOR PVT


USE 576 OHM FOR R1811 IF 5V RAIL IS USED FOR REFERENCE

I2C CONNECTIONS		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	18 OF 102	
NONE			

TOTAL CURRENT EXCLUDING LEDS CURRENT < 170 MICRO AMPS


PLACE THESE PARTS CLOSE TO SMU IC





100% DUTY CYCLE OF 3V-PP PWM = 0.5V




PLACE THESE PARTS CLOSE TO SMU IC



PLACE THESE PARTS CLOSE TO SMU IC




PLACE THESE PARTS CLOSE TO SMU IC




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11483921	1	RES, 39.2 OHM, 1%, 402	R2103	20_INCH_LCD
11481821	3	RES, 18.2 OHM, 1%, 402	R2100,R2113,R2126	NOSTUFF

AMBIENT LIGHT SENSOR



J2100 CAN BE USED AS A SECOND TEMP SENSOR



INDICATOR LED

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6772	E
SCALE	SHT	OF
NONE	21	102



22 7 =PPVCORE\_NB



NOTE:  
 SET OUTPUT=1.5VDC FOR U3LITE CORE  
 IRU3037CS VREF=1.25VDC  
 VOUT=VREF\*(R2203+R2205)/R2205=1.53VDC  
 7.73A OF PEAK CURRENT DRAW ON PCORE\_NB



1.5V RUN FET



**U3LITE CORE POWER**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	22 OF	102
NONE			


# Page Notes

Power aliases required by this page:  
 - \_PPPCI64\_PWRON\_SB (to 5V or 3.3V)  
 - \_PPPCI32\_PWRON\_SB (to 5V or 3.3V)  
 - \_PP3V3\_PWRON\_SB  
 - \_PP2V5\_PWRON\_SB  
 - \_PPVCORE\_PWRON\_SB (1.2V)  
 NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. Connect \_PPPCI32\_PWRON\_SB to appropriate PCI bus voltage and \_PPPCI64\_PWRON\_SB to same if 64-bit PCI, otherwise 3.3V.

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Power Sequencing:  
 Must power Shasta VCore rail before any other Shasta supplies.



## Shasta Core Power

SYNC\_MASTER=N/A SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	NONE	SHT	23 OF 102



D

D




C

C

B

B



A

A

**U3LITE MISC**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	24 OF 102	
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB DTI
I2S0_TO_DEV		I2S0_SB_TO_DEV DTO
I2S0_TO_DEV	AUDIO	I2S0_MCLK
I2S0_TO_DEV		I2S0_BITCLK
I2S0_BIDIR		I2S0_SYNC
I2S1_TO_SB		I2S1_DEV_TO_SB DTI
I2S1_TO_DEV		I2S1_SB_TO_DEV DTO
I2S1_TO_DEV	P25MM	I2S1_MCLK
I2S1_TO_DEV		I2S1_BITCLK
I2S1_BIDIR		I2S1_SYNC
I2S2_TO_SB		I2S2_DEV_TO_SB DTI
I2S2_TO_DEV		I2S2_SB_TO_DEV DTO
I2S2_TO_DEV	P25MM	I2S2_MCLK
I2S2_TO_DEV		I2S2_BITCLK
I2S2_BIDIR		I2S2_SYNC
SB_CLK18M_XTAL	CLOCKS	SB_CLK18M_XTALI
	CLOCKS	SB_CLK18M_XTALO
	CLOCKS	SB_CLK18M_XTALO_R
SB_CLK25M_ATA	CLOCKS	SB_CLK25M_ATA




### Page Notes

Power aliases required by this page:  
 - PP3V3\_PCI  
 - PP3V3\_PWRON\_SB  
 - PP2V5\_PWRON\_SB  
 - PP1V2\_PWRON\_SB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - PCI\_64BIT  
 Configures Shasta for 64-bit PCI  
 NOTE: XGC required for Shasta GPIOs  
 - MPIC\_NB/MPIC\_SB  
 Selects whether NorthBridge or SouthBridge MPIC will be used for interrupt controller.

### NorthBridge / SouthBridge MPIC Routing



**AUDIO GPIOs**  
 NOTE: It is the responsibility of the audio circuit to provide the necessary pull-ups & pull-downs.

### Shasta Serial / Misc

SYNC\_MASTER=N/A SYNC\_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PINS G12, M12, H3, K1, L5, M9, A11, A9, A8, C5, B4, K10, H12, J11, M11, A1 CAN BE TURNED OFF IN SLEEP

402 CAPS NOT NEEDED  
IF 603 CAN BE PLACED CLOSE TO PULSAR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
359S0076	1	PULSAR, FBGA	U2600	

**PULSAR POWER**


SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6772	E
		SCALE	SHT 26 OF 102



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
29 27	EI_CPU_CLK_P	EI_CPU_CLK	CLOCKS	CLOCKS	EI_CPU_CLK
29 27	EI_CPU_CLK_N	EI_CPU_CLK	CLOCKS	CLOCKS	EI_CPU_CLK
14 6	EI_CPU1_CLK_P	EI_CPU1_CLK	CLOCKS	CLOCKS	EI_CPU1_CLK
14 6	EI_CPU1_CLK_N	EI_CPU1_CLK	CLOCKS	CLOCKS	EI_CPU1_CLK
29 27	EI_NB_CLK_P	EI_NB_CLK	CLOCKS	CLOCKS	EI_NB_CLK
29 27	EI_NB_CLK_N	EI_NB_CLK	CLOCKS	CLOCKS	EI_NB_CLK
29 27	EI_CPU_SYNC	EI_SYNC	CLOCKS	CLOCKS	EI_SYNC
29 27	EI_NB_SYNC	EI_SYNC	CLOCKS	CLOCKS	EI_SYNC
14 6	EI_CPU1_SYNC	EI_CPU1_SYNC	CLOCKS	CLOCKS	EI_SYNC
27 24	VSP_NB_CLK_P	VSP_NB_CLK	CLOCKS	CLOCKS	VSP_NB_CLK
27 24	VSP_NB_CLK_N	VSP_NB_CLK	CLOCKS	CLOCKS	VSP_NB_CLK
48 27	AGP_CLK66M_NB	AGP_NB_CLK	CLOCKS	CLOCKS	AGP_NB_CLK
49 27	AGP_CLK66M_GPU	AGP_GPU_CLK	CLOCKS	CLOCKS	AGP_GPU_CLK
60 27	HT_CLK66M_NB	HT_NB_CLK	CLOCKS	CLOCKS	HT_NB_CLK
62 27	HT_CLK66M_SB	HT_SB_CLK	CLOCKS	CLOCKS	HT_SB_CLK
74 27	PCI_CLK66M_SB_INT	CLOCKS_PCI	CLOCKS	CLOCKS	CLOCKS_PCI
74 8	PCI_CLK33M_SB_EXT	CLOCKS_PCI	CLOCKS	CLOCKS	CLOCKS_PCI
27	PLS_EXTCLK	PLS_XTAL	CLOCKS	CLOCKS	PLS_XTAL
30 29 27	CPU_HTBEN		CLOCKS	CLOCKS	

DIFFERENTIAL SIGNALS SHOULD HAVE 5 MIL SPACING TO EACH OTHER  
ALL SPACING GROUPS SHOULD HAVE 15 MIL SPACING TO SIGNALS NOT IN THEIR GROUP

EI\_NB\_SYNC IS PART OF EI\_CPU\_SYNC TOPOLOGY

SYM 1 OF 2

OMIT  
**U2600**  
PULSAR  
FSBGA

GPCLK33_0	L4	PCI_CLK_GP0_R	CLOCKS	
GPCLK33_1	K4	PCI_CLK_GP1_R	CLOCKS	
VCLKN	A2	VSP_NB_CLK_N_C	CLOCKS	
VCLKP	B3	VSP_NB_CLK_P_C	CLOCKS	
HCLKN_0	B10	EI_CPU_CLK_N_C	CLOCKS	
HCLKN_1	C8	EI_CPU1_CLK_N_R	CLOCKS	14
HCLKN_2	C4	EI_NB_CLK_N_C	CLOCKS	
HCLKP_0	A10	EI_CPU_CLK_P_C	CLOCKS	
HCLKP_1	B8	EI_CPU1_CLK_P_R	CLOCKS	14
HCLKP_2	B5	EI_NB_CLK_P_C	CLOCKS	
GPCLK25_0	J3	PLS_CLK_66M_0_R	CLOCKS	
GPCLK25_1	J1	PLS_CLK_66M_1_R	CLOCKS	
PCLK25_0	K2	HT_CLK66M_NB_R	CLOCKS	
PCLK25_1	L1	RAM_CLK66M_NB_R	CLOCKS	
PCLK33_0	K5	PCI_CLK66M_SB_INT_R	CLOCKS	
PCLK33_1	L6	PCI_CLK_P1_R	CLOCKS	
PCLK33_2	M7	AGP_CLK66M_GPU_R	CLOCKS	
PCLK33_3	L9	PCI_CLK_P3_R	CLOCKS	
PCLK33_4	M10	PCI_CLK_P4_R	CLOCKS	
HTBEN_0	K11	CPU_HTBEN_R	CLOCKS	
HTBEN_1	J12	CPU1_HTBEN_R	CLOCKS	14
NBSYNC	F12	EI_NB_SYNC_R	CLOCKS	
HSYNC_0	J10	EI_CPU_SYNC_R	CLOCKS	
HSYNC_1	H11	EI_CPU1_SYNC_R	CLOCKS	14
REFCLK_0	G2	SB_CLK25M_ATA_R	CLOCKS	
REFCLK_1	H1	SATA_CLK25M_R	CLOCKS	
SLEWING+ ERROR+	K9	SLEWING_L_R	CLOCKS	
MB	M8	CLOCK_ERROR_L		
PCLK12	L11	HT_CLK66M_SB_R	CLOCKS	
PCLK15	L10	AGP_CLK66M_NB_R	CLOCKS	

**PULSAR CLOCKS**

SYNC\_MASTER=N/A SYNC\_DATE=N/A


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	27 OF	102
NONE			





	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
28 28 14 6	EI CPU TO NB CLK P	EI_CPU_TO_NB_CLK	EI_CLK	EI_CPU_TO_NB_CLK
28 28 14 6	EI CPU TO NB CLK N	EI_CPU_TO_NB_CLK	EI_CLK	EI_CPU_TO_NB_CLK
28 28 14 6	EI NB TO CPU CLK P	EI_NB_TO_CPU_CLK	EI_CLK	EI_NB_TO_CPU_CLK
28 28 14 6	EI NB TO CPU CLK N	EI_NB_TO_CPU_CLK	EI_CLK	EI_NB_TO_CPU_CLK
28 28 14 6	EI CPU TO NB AD<0..43>	EI_CPU_TO_NB_CAD	EI_CAD	EI_CPU_TO_NB_AD
28 28 14 6	EI NB TO CPU AD<0..43>	EI_NB_TO_CPU_CAD	EI_CAD	EI_NB_TO_CPU_AD
28 28 14 6	EI CPU TO NB SR P<0>	EI_CPU_TO_NB_CAD	EI_SR	EI_CPU_TO_NB_SRO
28 28 14 6	EI CPU TO NB SR N<0>	EI_CPU_TO_NB_CAD	EI_SR	EI_CPU_TO_NB_SRO
28 28 14 6	EI CPU TO NB SR P<1>	EI_CPU_TO_NB_CAD	EI_SR	EI_CPU_TO_NB_SRI
28 28 14 6	EI CPU TO NB SR N<1>	EI_CPU_TO_NB_CAD	EI_SR	EI_CPU_TO_NB_SRI
28 28 14 6	EI NB TO CPU SR P<0>	EI_NB_TO_CPU_CAD	EI_SR	EI_NB_TO_CPU_SRO
28 28 14 6	EI NB TO CPU SR N<0>	EI_NB_TO_CPU_CAD	EI_SR	EI_NB_TO_CPU_SRO
28 28 14 6	EI NB TO CPU SR P<1>	EI_NB_TO_CPU_CAD	EI_SR	EI_NB_TO_CPU_SRI
28 28 14 6	EI NB TO CPU SR N<1>	EI_NB_TO_CPU_CAD	EI_SR	EI_NB_TO_CPU_SRI

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0920	353S0867		U2850	PERICOM ANALOG SWITCH

**U3LITE APPLE PI**

SYNC\_MASTER=N/A      SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	28	102
NONE			

PLACE R2805 AND R2806 NEAR U3LITE

PLACE QREQ CIRCUITS BETWEEN CPU AND U3LITE



OMIT  
 CRITICAL  
**U2900**  
 NEO-10S-REV2  
 CBGA  
 (1 OF 3)  
 1.8GHZ-76C

MORE PROCESSOR DECOUPLING PAGES 31 & 32


PROCESSOR IIC ADDRESS:  
 80,84

**NEO APPLE II**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

**PROCESSOR LOGIC I/O**

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	NONE	SHT	29 OF 102





### CPU POWER AND BYPASS

SYNC\_MASTER=N/A SYNC\_DATE=N/A

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6772	REV. E
	SCALE NONE	SHEET 31	OF 102

PLACE ALL THESE PARTS VERY CLOSE TO U2900



**PROC DECOUPLING**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6772</b>	REV. <b>E</b>
	SCALE NONE	SHT 32 OF	102







**CPU VREG**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6772</b>	REV. <b>E</b>
	SCALE NONE	SHT <b>34</b>	OF <b>102</b>



**CPU VREG OUTPUT CAPS**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT 35 OF 102		
NONE			





**U3LITE MEMORY**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6772</b>	REV. <b>E</b>
	SCALE NONE	SHT <b>37</b> OF <b>102</b>	



8		7		6		5		4		3		2		1				
ALL R PACKS ARE 1/16W 5%																		
ELECTRICAL_CONSTRAINT_SET																		
NET_PHYSICAL_TYPE																		
NET_SPACING_TYPE																		
DIFFERENTIAL_PAIR																		
38 37	RAM_DQ R<7>	RP3836	4	5	22	RAM_DQ<7>	38 40	44			RAM_CLK_A_P_R	RAM_CLK	RAM_CLK	RAM_CLK_A_R	0402			
38 37	RAM_DQ R<2>	RP3836	1	8	22	RAM_DQ<2>	38 40	44			RAM_CLK_A_N_R	RAM_CLK	RAM_CLK	RAM_CLK_A_R	0402			
38 37	RAM_DQ R<0>	RP3836	3	6	22	RAM_DQ<0>	38 40	44			RAM_CLK_B_P_R	RAM_CLK	RAM_CLK	RAM_CLK_B_R	0402			
38 37	RAM_DQ R<3>	RP3836	2	7	22	RAM_DQ<3>	38 40	44			RAM_CLK_B_N_R	RAM_CLK	RAM_CLK	RAM_CLK_B_R	0402			
38 37	RAM_DQ R<1>	RP3816	1	8	22	RAM_DQ<1>	38 40	44			RAM_CLK_C_P_R	RAM_CLK	RAM_CLK	RAM_CLK_C_R	0402			
38 37	RAM_DQ R<4>	RP3816	2	7	22	RAM_DQ<4>	38 40	44			RAM_CLK_C_N_R	RAM_CLK	RAM_CLK	RAM_CLK_C_R	0402			
38 37	RAM_DQ R<6>	RP3816	4	5	22	RAM_DQ<6>	38 40	44			RAM_CLK_D_P_R	RAM_CLK	RAM_CLK	RAM_CLK_D_R	0402			
38 37	RAM_DQ R<5>	RP3816	3	6	22	RAM_DQ<5>	38 40	44			RAM_CLK_D_N_R	RAM_CLK	RAM_CLK	RAM_CLK_D_R	0402			
38 37	RAM_DQ R<9>	RP3835	4	5	22	RAM_DQ<9>	38 40	44			RAM_CLK_E_P_R	RAM_CLK	RAM_CLK	RAM_CLK_E_R	0402			
38 37	RAM_DQ R<10>	RP3801	1	8	22	RAM_DQ<10>	38 40	44			RAM_CLK_E_N_R	RAM_CLK	RAM_CLK	RAM_CLK_E_R	0402			
38 37	RAM_DQ R<11>	RP3801	3	6	22	RAM_DQ<11>	38 40	44			RAM_CLK_F_P_R	RAM_CLK	RAM_CLK	RAM_CLK_F_R	0402			
38 37	RAM_DQ R<14>	RP3801	4	5	22	RAM_DQ<14>	38 40	44			RAM_CLK_F_N_R	RAM_CLK	RAM_CLK	RAM_CLK_F_R	0402			
38 37	RAM_DQ R<12>	RP3835	2	7	22	RAM_DQ<12>	38 40	44			RAM_CLK_A_P	RAM_CLK0	RAM_CLK	RAM_CLK_A	0402			
38 37	RAM_DQ R<13>	RP3801	2	7	22	RAM_DQ<13>	38 40	44			RAM_CLK_A_N	RAM_CLK0	RAM_CLK	RAM_CLK_A	0402			
38 37	RAM_DQ R<15>	RP3835	1	8	22	RAM_DQ<15>	38 40	44			RAM_CLK_B_P	RAM_CLK0	RAM_CLK	RAM_CLK_B	0402			
38 37	RAM_DQ R<8>	RP3835	3	6	22	RAM_DQ<8>	38 40	44			RAM_CLK_B_N	RAM_CLK0	RAM_CLK	RAM_CLK_B	0402			
38 37	RAM_DQ R<17>	RP3822	1	8	22	RAM_DQ<17>	38 40	44			RAM_CLK_C_P	RAM_CLK0	RAM_CLK	RAM_CLK_C	0402			
38 37	RAM_DQ R<22>	RP3822	4	5	22	RAM_DQ<22>	38 40	44			RAM_CLK_C_N	RAM_CLK0	RAM_CLK	RAM_CLK_C	0402			
38 37	RAM_DQ R<19>	RP3822	2	7	22	RAM_DQ<19>	38 40	44			RAM_CLK_D_P	RAM_CLK1	RAM_CLK	RAM_CLK_D	0402			
38 37	RAM_DQ R<18>	RP3822	3	6	22	RAM_DQ<18>	38 40	44			RAM_CLK_D_N	RAM_CLK1	RAM_CLK	RAM_CLK_D	0402			
38 37	RAM_DQ R<20>	RP3823	3	6	22	RAM_DQ<20>	38 40	44			RAM_CLK_E_P	RAM_CLK1	RAM_CLK	RAM_CLK_E	0402			
38 37	RAM_DQ R<16>	RP3823	4	5	22	RAM_DQ<16>	38 40	44			RAM_CLK_E_N	RAM_CLK1	RAM_CLK	RAM_CLK_E	0402			
38 37	RAM_DQ R<21>	RP3823	2	7	22	RAM_DQ<21>	38 40	44			RAM_CLK_F_P	RAM_CLK1	RAM_CLK	RAM_CLK_F	0402			
38 37	RAM_DQ R<23>	RP3823	1	8	22	RAM_DQ<23>	38 40	44			RAM_CLK_F_N	RAM_CLK1	RAM_CLK	RAM_CLK_F	0402			
38 37	RAM_DQ R<30>	RP3808	3	6	22	RAM_DQ<30>	38 40	44			RAM_CKE R<1..0>	RAM_CAD	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<26>	RP3824	2	7	22	RAM_DQ<26>	38 40	44			RAM_CKE R<5..4>	RAM_CAD	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<24>	RP3808	1	8	22	RAM_DQ<24>	38 40	44			RAM_CKE<0>	RAM_CKECS0	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<27>	RP3824	1	8	22	RAM_DQ<27>	38 40	44			RAM_CKE<1>	RAM_CKECS0	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<28>	RP3808	4	5	22	RAM_DQ<28>	38 40	44			RAM_CKE<2>	RAM_CKECS0	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<31>	RP3808	2	7	22	RAM_DQ<31>	38 40	44			RAM_CKE<3>	RAM_CKECS1	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<29>	RP3824	4	5	22	RAM_DQ<29>	38 40	44			RAM_CKE<4>	RAM_CKECS1	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<25>	RP3824	3	6	22	RAM_DQ<25>	38 40	44			RAM_CS_L R<1..0>	RAM_CAD	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<32>	RP3826	4	5	22	RAM_DQ<32>	38 40	44			RAM_CS_L R<9..8>	RAM_CAD	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<35>	RP3807	2	7	22	RAM_DQ<35>	38 40	44			RAM_CS_L<0>	RAM_CKECS0	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<38>	RP3826	2	7	22	RAM_DQ<38>	38 40	44			RAM_CS_L<1>	RAM_CKECS0	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<37>	RP3807	4	5	22	RAM_DQ<37>	38 40	44			RAM_CS_L<8>	RAM_CKECS1	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<39>	RP3826	3	6	22	RAM_DQ<39>	38 40	44			RAM_CS_L<9>	RAM_CKECS1	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<33>	RP3807	3	6	22	RAM_DQ<33>	38 40	44			RAM_DQS R<15..0>	RAM_CAD	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<34>	RP3807	1	8	22	RAM_DQ<34>	38 40	44			RAM_DQ R<127..0>	RAM_CAD	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<36>	RP3826	1	8	22	RAM_DQ<36>	38 40	44			RAM_DQS<0>	RAM_DQS0	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<47>	RP3811	2	7	22	RAM_DQ<47>	38 40	44			RAM_DQS<7..0>	RAM_DQS0	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<46>	RP3811	1	8	22	RAM_DQ<46>	38 40	44			RAM_DQS<1>	RAM_DQS1	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<43>	RP3814	2	7	22	RAM_DQ<43>	38 40	44			RAM_DQS<15..8>	RAM_DQS1	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<41>	RP3814	1	8	22	RAM_DQ<41>	38 40	44			RAM_DQS<2>	RAM_DQS2	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<45>	RP3811	4	5	22	RAM_DQ<45>	38 40	44			RAM_DQS<23..16>	RAM_DQS2	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<42>	RP3814	3	6	22	RAM_DQ<42>	38 40	44			RAM_DQS<3>	RAM_DQS3	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<40>	RP3814	4	5	22	RAM_DQ<40>	38 40	44			RAM_DQS<31..24>	RAM_DQS3	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<44>	RP3811	3	6	22	RAM_DQ<44>	38 40	44			RAM_DQS<4>	RAM_DQS4	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<51>	RP3830	4	5	22	RAM_DQ<51>	38 40	44			RAM_DQS<39..32>	RAM_DQS4	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<50>	RP3830	2	7	22	RAM_DQ<50>	38 40	44			RAM_DQS<5>	RAM_DQS5	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<49>	RP3830	1	8	22	RAM_DQ<49>	38 40	44			RAM_DQS<6>	RAM_DQS6	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<48>	RP3830	3	6	22	RAM_DQ<48>	38 40	44			RAM_DQS<55..48>	RAM_DQS6	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<52>	RP3812	2	7	22	RAM_DQ<52>	38 40	44			RAM_DQS<7>	RAM_DQS7	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<53>	RP3812	3	6	22	RAM_DQ<53>	38 40	44			RAM_DQS<63..56>	RAM_DQS7	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<54>	RP3812	4	5	22	RAM_DQ<54>	38 40	44			RAM_DQS<8>	RAM_DQS8	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<55>	RP3812	1	8	22	RAM_DQ<55>	38 40	44			RAM_DQS<71..64>	RAM_DQS8	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<56>	RP3813	1	8	22	RAM_DQ<56>	38 40	44			RAM_DQS<9>	RAM_DQS9	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<63>	RP3831	4	5	22	RAM_DQ<63>	38 40	44			RAM_DQS<79..72>	RAM_DQS9	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<59>	RP3813	2	7	22	RAM_DQ<59>	38 40	44			RAM_DQS<10>	RAM_DQS10	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<61>	RP3831	2	7	22	RAM_DQ<61>	38 40	44			RAM_DQS<87..80>	RAM_DQS10	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<57>	RP3831	3	6	22	RAM_DQ<57>	38 40	44			RAM_DQS<11>	RAM_DQS11	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<60>	RP3831	1	8	22	RAM_DQ<60>	38 40	44			RAM_DQS<95..88>	RAM_DQS11	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<58>	RP3813	3	6	22	RAM_DQ<58>	38 40	44			RAM_DQS<12>	RAM_DQS12	RAM_CAD	RAM_CAD	0402			
38 37	RAM_DQ R<62>	RP3813	4	5	22	RAM_DQ<62>	38 40	44			RAM_DQS<103..96>	RAM_DQS12	RAM_CAD	RAM_CAD	0402			
THE FOLLOWING IS A SWAPPABLE GROUP																		
38 37	RAM_CKE R<4>	RP3841	3	6	15	RAM_CKE<4>	38 40	45			RAM_DQS<13>	RAM_DQS13	RAM_CAD	RAM_CAD	0402			
38 37	RAM_CKE R<5>	RP3841	4	5	15	RAM_CKE<5>	38 40	45			RAM_DQS<111..104>	RAM_DQS13	RAM_CAD	RAM_CAD	0402			
38 37	RAM_CKE R<0>	RP3841	2	7	15	RAM_CKE<0>	38 40	44			RAM_DQS<14>	RAM_DQS14	RAM_CAD	RAM_CAD	0402			
38 37	RAM_CKE R<1>	RP3841	1	8	15	RAM_CKE<1>	38 40	44			RAM_DQS<119..112>	RAM_DQS14	RAM_CAD	RAM_CAD	0402			
38 37	RAM_CS_L R<8>	RP3842	1	8	15	RAM_CS_L<8>	38 40	45			RAM_DQS<15>	RAM_DQS15	RAM_CAD	RAM_CAD	0402			
38 37	RAM_CS_L R<9>	RP3842	2	7	15	RAM_CS_L<9>	38 40	45			RAM_DQS<127..120>	RAM_DQS15	RAM_CAD	RAM_CAD	0402			
38 37	RAM_CS_L R<1>	RP3842	3	6	15	RAM_CS_L<1>	38 40	44			RAM_CLK_A_P_R	R3816	1	2	15	RAM_CLK_A_P	38 40	45
38 37	RAM_CS_L R<0>	RP3842	4	5	15	RAM_CS_L<0>	38 40	44			RAM_CLK_A_N_R	R3817	1	2	15	RAM_CLK_A_N	38 40	45
THE FOLLOWING ARE 0402 5% RESISTORS																		
38 37	RAM_CS_L R<8>	RP3842	1	8	15	RAM_CS_L<8>	38 40	45			RAM_CLK_B_P_R	R3818	1	2	15	RAM_CLK_B_P	38 40	45
38 37	RAM_CS_L R<9>	RP3842	2	7	15	RAM_CS_L<9>	38 40	45			RAM_CLK_B_N_R	R3819	1	2	15	RAM_CLK_B_N	38 40	45
38 37	RAM_CS_L R<1>	RP3842	3	6	15	RAM_CS_L<1>	38 40	44			RAM_CLK_C_P_R	R3820	1	2	15	RAM_CLK_C_P	38 40	45
38 37	RAM_CS_L R<0>	RP3842	4	5	15	RAM_CS_L<0>	38 40	44			RAM_CLK_C_N_R	R3821	1	2	15	RAM_CLK_C_N	38 40	45
38 37	RAM_A R<11>	RP3832	3	6	15	RAM_A<11>	38 40	44			RAM_CLK_D_P_R	R3822	1	2	15	RAM_CLK_D_P	38 40	45
38 37	RAM_A R<1>	RP3832	4	5	15	RAM_A<1>	38 40	44			RAM_CLK_D_N_R	R3823	1	2	15	RAM_CLK_D_N	38 40	45
38 37	RAM_A R<10>	RP3832	2	7	15	RAM_A<10>	38 40	45			RAM_CLK_E_P_R	R3824	1	2	15	RAM_CLK_E_P	38 40	45
38 37	RAM_WE_L R	RP3800	4	5	15	RAM_WE_L	38 40	45			RAM_CLK_E_N_R	R3825	1	2	15	RAM_CLK_E_N	38 40	45
38 37	RAM_A R<4>	RP3833	3	6	15	RAM_A<4>	38 40	44			RAM_CLK_F_P_R	R3826	1	2	15	RAM_CLK_F_P	38 40	45
38 37	RAM_A R<6>	RP3833	2	7	15	RAM_A<6>	38 40	44			RAM_CLK_F_N_R	R3827	1	2	15	RAM_CLK_F_N	38 40	45
38 37	RAM_A R<7>	RP3833	1															






**PARALLEL TERM**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6772</b>	REV. <b>E</b>
	SCALE NONE	SHEET <b>44</b> OF <b>102</b>	



**PARALLEL TERM**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6772</b>	REV. <b>E</b>
	SCALE NONE	SHEET <b>45</b> OF <b>102</b>	



**MEM TERM VREGS**

SYNC\_MASTER=N/A SYNC\_DATE=N/A


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT		REV.
NONE	46 OF		102






	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
48 48	_AGP_CBE<1..0>	AGP_AD_0	AGP_DATA	AGP_DATA	4846
48 48	_AGP_CBE<3..2>	AGP_AD_1	AGP_DATA	AGP_DATA	4848
48 48	_AGP_SB_STBF	AGP_SB_STBS	AGP_STROBE	AGP_STROBE	4849
48 48	_AGP_SB_STBS	AGP_SB_STBS	AGP_STROBE	AGP_STROBE	4850
48 48	_AGP_AD_STBF<0>	AGP_AD_STB_0	AGP_STROBE	AGP_STROBE	4851
48 48	_AGP_AD_STBS<0>	AGP_AD_STB_0	AGP_STROBE	AGP_STROBE	4852
48 48	_AGP_AD_STBF<1>	AGP_AD_STB_1	AGP_STROBE	AGP_STROBE	4853
48 48	_AGP_AD_STBS<1>	AGP_AD_STB_1	AGP_STROBE	AGP_STROBE	4854
48 48	_AGP_DBI_LO	AGP_AD_1	AGP_DATA	AGP_DATA	4855
48 48	_AGP_DBI_HI	AGP_AD_1	AGP_DATA	AGP_DATA	4856
48 48	_AGP_AD<15..0>	AGP_AD_0	AGP_DATA	AGP_DATA	4857
48 48	_AGP_AD<31..16>	AGP_AD_1	AGP_DATA	AGP_DATA	4858
48 48	_AGP_SBA_L<7..0>	AGP_SBA	AGP_DATA	AGP_DATA	4859

DBI\_HI IS NOT A STROBE BUT SHARES THE SAME TOPOLOGY AS A STROBE

### LEVEL SHIFTER FOR U3LITE

AGP BUSY AND STOP ARE NOT USED IN ALL DESIGNS




**U3LITE AGP**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	48 OF 102	
NONE			

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
338S0231	1	IC,RV351LE, GRAPHICS CTLR	U4900	


**U3LITE AGP I/O REFERENCE**  
(PLACE CLOSE TO GPU AGP BALL)






**GPU AGP I/O REFERENCE**  
(PLACE CLOSE TO GPU AGP BALLS)



SERIES R NEEDED TO PREVENT GPU GLITCH  
WE CAN LOWER OR REMOVE THIS IF WE MEET GPU  
POWER SEQUENCING REQUIREMENTS



**U3LITE SIGNALS**



**GPU AGP**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT OF		
NONE	49 OF		102

# GPU VCORE VREG


NOTE:  
 SET OUTPUT = 1.20V +/- 5% FOR RV351LE  
 $V_{OUT} = V_{REF} * (R5003 + R5005) / R5005 = 1.199 \text{ VDC}$   
 IRU3037ACS VREF = 0.8 VDC  
 PEAK CURRENT OF TOTAL RAILS  
 5A WITH RV351LE



# GPU 1.8V VREG

# GPU 2.5V A2VDD


# GPU 3.3V I/O



# GPU 1.50V VDDC\_CT

THIS RAIL SHOULD BE THE LAST UP AND THE FIRST DOWN

# GPU 1.80V TPVDD



**GRAPHICS VREGS**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

POWER SEQUENCING FOR RV351: =PP3V3\_AGP > PP2V5\_GPU > PPVCORE\_GPU > VDDC\_CT > PP2V5\_GPU\_A2VDD > PP1V8\_GPU

HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER

POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	NONE	SHT OF	50 OF 102



**GPU CORE POWER**


SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6772</b>	REV. <b>E</b>
	SCALE NONE	SHT <b>51</b>	OF <b>102</b>



U4900  
RV351  
BGA  
(3 OF 5)

U4900  
RV351  
BGA  
(4 OF 5)

MEMORY INTERFACE A

MEMORY INTERFACE B

MEMMODE	01
1.8V	01
2.5V	10
2.8V	11

**GPU FRAME BUFFER**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	NONE	SHT	OF
		52	102






FRAME BUFFER A TERMINATION

PLACE R'S CLOSE TO MEMORY

PLACE CLOCK TERMINATION AFTER MEMORY  
GPU -> MEMORY -> TERMINATION



FRAME BUFFER B TERMINATION



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
53 52	FBD<127..0>	GPU_FB	GPU_FB	402
53 52	RFBD<127..0>	GPU_FB	GPU_FB	402
54 52	FBA<13..0>	GPU_FB	GPU_FB	402
54 52	FBBA<13..0>	GPU_FB	GPU_FB	402
54 52	FBDM<15..0>	GPU_FB	GPU_FB	402
54 52	FBDQS<15..0>	GPU_FB	GPU_FB	402
54 52	FBACLK0	GPU_FBCLK	GPU_FBCLK	402
54 52	FBACLK0 L	GPU_FBCLK	GPU_FBCLK	402
54 52	FBACLK1	GPU_FBCLK	GPU_FBCLK	402
54 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	402
54 52	FBCLK0	GPU_FBCLK	GPU_FBCLK	402
54 52	FBCLK0 L	GPU_FBCLK	GPU_FBCLK	402
54 52	FBCLK1	GPU_FBCLK	GPU_FBCLK	402
54 52	FBCLK1 L	GPU_FBCLK	GPU_FBCLK	402

**FB TERMINATION**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE SHIT: 53 OF 102

REV: E

DRAWING NUMBER: 051-6772




EVENLY PLACE 0.1UF CAP & 0.01UF CAPS

DDR SDRAM A VREF

SGRAM0 & SGRAM1 MEMORY SUPPORT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33380251	2	SDRAM, 4MX32, DDR, 300MHZ	U5400, U5401	CRITICAL	SAMSUNG64
33380252	2	SDRAM, 4MX32, DDR, 300MHZ	U5400, U5401	CRITICAL	HYNIX64
33380341	2	SDRAM, 8MX32, DDR, 300MHZ	U5400, U5401	CRITICAL	HYNIX128

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33380290	33380251	SAMSUNG64	U5400, U5401, U5500, U5501	HYN4M G-DIE
33380292	33380252	HYNIX64	U5400, U5401, U5500, U5501	SAH4M B-DIE



**GPU DDR SDRAM A**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: **D 051-6772**


REV: **E**

SHEET: 54 OF 102



SGRAM0 & SGRAM1 MEMORY SUPPORT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33380251	2	SDRAM, 4MX32, DDR, 300MHZ	U5500, U5501	CRITICAL	SAMSUNG64
33380252	2	SDRAM, 4MX32, DDR, 300MHZ	U5500, U5501	CRITICAL	HYNIX64
33380341	2	SDRAM, 8MX32, DDR, 300MHZ	U5500, U5501	CRITICAL	HYNIX128



EVENLY PLACE 0.1UF CAP & 0.01 UF CAPS

**GPU DDR SDRAM B**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6772	E
SCALE	SHT	OF
NONE	55	102



APPLE GPIO	ATI STRAP	PIN	DESCRIPTION	DEFAULT
	AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1X CLOCK FEEDBACK PHASE ADJUSTMENT WRT REFCLK (CPUCLK) 00 - REFCLK SLIGHTLY EARLIER THEN FEEDBACK 01 - REFCLK 1 TAP EARLIER THEN FEEDBACK 10 - REFCLK 1 TAP LATER THEN FEEDBACK 11 - REFCLK 2 TAPS EARLIER THEN FEEDBACK CLOCK (ATI RECOMMENDED)	00 INTERNAL PULL-DOWN
	X1CLK_SKWE(1:0)	GPIO(3:2)	CLOCK PHASE ADJUSTMENT BETWEEN X1 CLK AND X2CLK 00 - 0 TAP DELAY	00 INTERNAL PULL-DOWN
	ROMIDCFG(3:0)	GPIO(9,13:11)	IF NO ROM ATTACHED, CONTROLS CHIP IDS. IF ROM- IDENTIFIES TYPE 0X0X - NO ROM, CHG_ID=0	
	ID_DISABLE	GPIO(8)	STRAP 0 - NORMAL OPERATION 1 - SHUTS THE CHIP DOWN BY NOT RESPONDING TO ANY CONFIG CYCLES	0 INTERNAL PULL-DOWN
	BUSCFG(2:0)	GPIO(6:4)	AGP8X_DET B BUSCFG[2:0] AGPMODE SIGNALING IDSEL 0 000 AGP8X 0.8V AD16	000 INTERNAL PULL-DOWN
	MULTIFUNC(1:0)	LCDDATA(17:16)	MULTI-FUNCTION DEVICE SELECT 00 - SINGLE FUNCTION DEVICE. 01 - TWO FUNCTION DEVICE. NO AGP IN EITHER FUNCTION 10 - TWO FUNCTION DEVICE. AGP ONLY IN FUNCTION 0 11 - TWO FUNCTION DEVICE. AGP IN BOTH FUNCTIONS IF BUSCFG PIN BASED STRAPS ARE SET TO PCI, THEN AGP WILL NOT BE ENABLED IN ANY FUNCTION.	00
	MEMSTRAP(1:0)	GPU_GPIO<15,10>	00 - SAMSUNG 4MX32 01 - UNDEFINED 10 - HYNIX 4MX32 11 - HYNIX 8MX32	
INV_CUR_HI		GPIO<7>	OUTPUT: GPU READS PANEL ID AND SETS THIS BIT ACCORDINGLY FOR REFERENCE ONLY, ACTIONS COME FROM BOOTROM  SYSTEM PANEL ID INV_CUR_HI Q45 A 0X9C27 1 0X9C38 0 Q45 B 0X9C3A 1 0X9C39 0 Q45 C TBD 1 TBD 0 Q45 D 0X9C3A 1  Q45 A/B SUPPORT IS FOR DEVELOPMENT	
FPD_PWR_ON		GPIO<16>	OUTPUT: PANEL POWER SEQUENCING	
TMDS_EN		GPIO<14>	INPUT: PANEL POWER SEQUENCING	

**GPU STRAPS**


SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	NONE	SHT OF	56 OF 102



DIFFERENTIAL IMPEDANCE SHOULD BE 100 OHM

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
TMDS_CK	GPU_TMDS	GPU_TMDS	TMDS_CK
TMDS_CKM	GPU_TMDS	GPU_TMDS	TMDS_CK
TMDS_D0P	GPU_TMDS	GPU_TMDS	TMDS_D0
TMDS_D0M	GPU_TMDS	GPU_TMDS	TMDS_D0
TMDS_D1P	GPU_TMDS	GPU_TMDS	TMDS_D1
TMDS_D1M	GPU_TMDS	GPU_TMDS	TMDS_D1
TMDS_D2P	GPU_TMDS	GPU_TMDS	TMDS_D2
TMDS_D2M	GPU_TMDS	GPU_TMDS	TMDS_D2
ANALOG_GRN	GPU_VGA_37P5	GPU_VGA_37P5	
ANALOG_RED	GPU_VGA_37P5	GPU_VGA_37P5	
ANALOG_BLU	GPU_VGA_37P5	GPU_VGA_37P5	



### GPU DVI & DACs

SYNC\_MASTER=N/A SYNC\_DATE=N/A


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6772	E
SCALE	SHT	OF
NONE	58	102

PLACE R5821-3 & FL5900-2 NEAR MINI-VGA CONNECTOR  
ROUTE GND IN BETWEEN RGB SIGNALS WITH A VIA EVERY INCH



EXTERNAL VGA CONNECTOR

PLACE R5901-R5904 AS CLOSE TO GPU AS POSSIBLE

INTERNAL TMD5 CONNECTOR

INVERTER INTERFACE

TABLE FOR PANEL POWER SEQUENCING (LOWER LEFT)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0090	1	RES,10K OHM,1/16W,5%,0402	R5913	17_INCH_LCD
116S0114	1	RES,100K OHM,1/16W,5%,0402	R5913	20_INCH_LCD
376S0082	1	XSTR,MOSFET,P-CH,0.0070HM	Q5900	17_INCH_LCD
376S0225	1	XSTR,MOSFET,P-CH,0.020HM	Q5900	20_INCH_LCD

NET PHYSICAL TYPE	NET SPACING TYPE	DIFFERENTIAL PAIR
TCKP	GPU_TMD5	TCK
TCKM	GPU_TMD5	TCK
TDOP	GPU_TMD5	TD0
TDOM	GPU_TMD5	TD0
TD1P	GPU_TMD5	TD1
TD1M	GPU_TMD5	TD1
TD2P	GPU_TMD5	TD2
TD2M	GPU_TMD5	TD2
FILT ANALOG GRN	GPU_VGA_75	GPU_VGA
FILT ANALOG RED	GPU_VGA_75	GPU_VGA
FILT ANALOG BLU	GPU_VGA_75	GPU_VGA

EXT VGA / TMD5 AND INVERTER

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
NONE	051-6772	E
SCALE	SHEET	OF
	59	102





	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
64 62 60	HT_NB_TO_SB_CLK_P	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CLK
64 62 60	HT_NB_TO_SB_CLK_N	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CLK
64 62 60	HT_NB_TO_SB_CTL_P	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CTL
64 62 60	HT_NB_TO_SB_CTL_N	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CTL
64 62 60	HT_NB_TO_SB_CAD_P<0>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
64 62 60	HT_NB_TO_SB_CAD_P<1>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
64 62 60	HT_NB_TO_SB_CAD_P<2>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
64 62 60	HT_NB_TO_SB_CAD_P<3>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
64 62 60	HT_NB_TO_SB_CAD_P<4>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
64 62 60	HT_NB_TO_SB_CAD_P<5>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
64 62 60	HT_NB_TO_SB_CAD_P<6>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
64 62 60	HT_NB_TO_SB_CAD_P<7>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
64 62 60	HT_NB_TO_SB_CAD_N<0>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
64 62 60	HT_NB_TO_SB_CAD_N<1>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
64 62 60	HT_NB_TO_SB_CAD_N<2>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
64 62 60	HT_NB_TO_SB_CAD_N<3>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
64 62 60	HT_NB_TO_SB_CAD_N<4>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
64 62 60	HT_NB_TO_SB_CAD_N<5>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
64 62 60	HT_NB_TO_SB_CAD_N<6>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
64 62 60	HT_NB_TO_SB_CAD_N<7>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
64 62 60	HT_SB_TO_NB_CLK_P	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CLK
64 62 60	HT_SB_TO_NB_CLK_N	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CLK
64 62 60	HT_SB_TO_NB_CTL_P	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CTL
64 62 60	HT_SB_TO_NB_CTL_N	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CTL
64 62 60	HT_SB_TO_NB_CAD_P<0>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
64 62 60	HT_SB_TO_NB_CAD_P<1>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
64 62 60	HT_SB_TO_NB_CAD_P<2>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
64 62 60	HT_SB_TO_NB_CAD_P<3>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
64 62 60	HT_SB_TO_NB_CAD_P<4>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
64 62 60	HT_SB_TO_NB_CAD_P<5>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
64 62 60	HT_SB_TO_NB_CAD_P<6>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
64 62 60	HT_SB_TO_NB_CAD_P<7>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
64 62 60	HT_SB_TO_NB_CAD_N<0>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
64 62 60	HT_SB_TO_NB_CAD_N<1>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
64 62 60	HT_SB_TO_NB_CAD_N<2>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
64 62 60	HT_SB_TO_NB_CAD_N<3>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
64 62 60	HT_SB_TO_NB_CAD_N<4>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
64 62 60	HT_SB_TO_NB_CAD_N<5>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
64 62 60	HT_SB_TO_NB_CAD_N<6>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
64 62 60	HT_SB_TO_NB_CAD_N<7>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
64 62 60	HT_PWROK	HT_PWROK	HT_2V5	HT_2V5	HT_2V5
64 62 60	HT_RESET_L	HT_CTL	HT_2V5	HT_2V5	HT_2V5
64 62 60	HT_LDTSTOP_L	HT_CTL	HT_2V5	HT_2V5	HT_2V5
64 62 60	HT_LDTREQ_L	HT_CTL	HT_2V5	HT_2V5	HT_2V5

HT\_NB\_TO\_SB HT\_SB\_TO\_NB  
 5 MIL SPACING FOR DIFF PAIR  
 10 MIL SPACING TO ANYTHING ELSE

HT\_2V5  
 4 MIL SPACING IN GROUP  
 8 MIL SPACING TO ANYTHING ELSE

LENGTH TOLERANCE CAN BE LOOSE  
 MATCHED GROUP CONSTRAINT IS TIGHT ENOUGH

**U3LITE HT**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT		OF
NONE	60		102



8

7

6

5

4

3

2

1

D

D

SAME CONNECTORS & PINOUT AS  
Q37 HYPERTRANSPORT BETWEEN GOLEM AND K2

C




C

B

B

A

A



**HT DEBUG CONN**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6772</b>	REV. <b>E</b>
	SCALE NONE	SHT 64	OF 102

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%


R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



R7300



R7301



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT  
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6772	E
SCALE	SHT	73 OF 102
NONE		

8

7

6

5

4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR		
PCI_AD	PCI		PCI_AD<31..28>	6 73 75 76 77
PCI_AD27	PCI		PCI_AD<27>	6 73 75 76 77
PCI_AD	PCI		PCI_AD<26..24>	6 73 75 76 77
PCI_AD23	PCI		PCI_AD<23>	6 73 76 77
PCI_AD22	PCI		PCI_AD<22>	6 73 76 77
PCI_AD21	PCI		PCI_AD<21>	6 73 76 77
PCI_AD20	PCI		PCI_AD<20>	6 73 75 76 77
PCI_AD	PCI		PCI_AD<19..18>	6 73 75 76 77
PCI_AD17	PCI		PCI_AD<17>	6 73 75 76 77
PCI_AD	PCI		PCI_AD<16..0>	6 73 75 76 77
PCI	PCI		PCI_CBE L<3..0>	6 73 76 77
PCI	PCI		PCI_PAR	6 73 76 77
PCI_CTL	PCI		PCI_DEVSEL L	6 73 74 76 77
PCI_CTL	PCI		PCI_FRAME L	6 73 74 76 77
PCI_CTL	PCI		PCI_IRDY L	6 73 74 76 77
PCI_CTL	PCI		PCI_TRDY L	6 73 74 76 77
PCI_CTL	PCI		PCI_STOP L	6 73 74 76 77






## Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PCI  
 - \_PP3V3\_SB\_PCI (can be \_PP3V3\_PCI)  
 - \_PP3V3\_PWRON\_SB  
 - \_PP2V5\_PWRON\_SB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD11 - PCI0 (0x106B/0x0053)  
 AD11 - PCI1 (0x106B/0x0054)  
 AD11 - PCI2 (0x106B/0x0055)  
 AD23 - KeyLargo (0x106B/0x004F, PCI1)  
 AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)  
 AD29 - UATA 133 (0x106B/0x0050, PCI0 or 2)  
 AD30 - FireWire (0x106B/0x0052, PCI0 or 2)  
 AD31 - Ethernet (0x106B/0x0051, PCI0)



**Shasta PCI Interface**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


# Page Notes

Power aliases required by this page:  
- PP3V3\_PCI

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE\_X\_ITEM symbol to declare U7500 part number.




## BootROM

SYNC\_MASTER=N/A SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-6772	E
SCALE	SHT	OF
NONE	75	102



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	

PCI\_CLK33M\_AIRPORT 8 76

### Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PCI


Signal aliases required by this page:  
 - \_PCI\_CLK33M\_AIRPORT (33MHz PCI clock)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

### Q85 WIRELESS CONNECTOR



**AIRPORT & BLUETOOTH**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT OF		
NONE	76	102	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_USB2	CLOCKS	=PCI_CLK33M_USB2

# Page Notes


Power aliases required by this page:  
 - \_PPVIO\_PCI (to 3.3V or 5V)

Signal aliases required by this page:  
 - \_PCI\_CLK33M\_USB2 (33MHz PCI clock)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.



## USB 2.0 PCI Interface

SYNC\_MASTER=N/A SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	OF	
NONE	77	102	

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SATA_RXD1	SATA	SATA	SATA_RXD1_C
SATA_RXD1	SATA	SATA	SATA_RXD1_C
SATA_TXD1	SATA	SATA	SATA_TXD1
SATA_TXD1	SATA	SATA	SATA_TXD1
SATA_RXD2	SATA	SATA	SATA_RXD2_C
SATA_RXD2	SATA	SATA	SATA_RXD2_C
SATA_TXD2	SATA	SATA	SATA_TXD2
SATA_TXD2	SATA	SATA	SATA_TXD2
UATA_DD			UATA_DD<15..8>
UATA_DD7			UATA_DD<7>
UATA_DD			UATA_DD<6..0>
UATA_HOST			UATA_DA<2..0>
UATA_HOST			UATA_CS0 L
UATA_HOST			UATA_CS1 L
UATA_HOST			UATA_HSTROBE
UATA_HOST			UATA_STOP
UATA_HOST_R			UATA_DMACK L
UATA_HOST_R			UATA_RESET L
UATA_DEV_R_C			UATA_DSTROBE
UATA_DEV_R			UATA_DMARQ
UATA_DEV_R			UATA_INTRO

D

D

### Page Notes

Power aliases required by this page:  
- PPIV2\_PWRON\_DISK

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

**Net Spacing Type: SATA**

Line To Line: 15 mils  
 Length Tolerance: 50 mils  
 Primary Max Sep: 10 mils outer  
 Primary Max Sep: 9 mils inner  
 Secondary Max Sep: 100 mils  
 Secondary Length: 500 mils

NOTE: Target differential impedance for SATA data pairs is 100 ohms.

C



C

B

B


A

A



AC coupling required for any SATA pair used. Recommend 0.1uF cap placed close to Shasta. (Caps provided by device page)

### UATA Termination



**Shasta Disk**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	OF	
NONE	80	102	

8

7

6

5

4


3

2

1

	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
83 80 UATA_DD<15..8>	UATA_DD			
83 80 UATA_DD<7>	UATA_DD7			
83 80 UATA_DD<6..0>	UATA_DD			
83 80 UATA_DA<2..0>	UATA_HOST			
83 80 UATA_CS0_L	UATA_HOST			
83 80 UATA_CS1_L	UATA_HOST			
83 80 UATA_HSTROBE	UATA_HOST			
83 80 UATA_STOP	UATA_HOST			
83 80 UATA_DMACK_L	UATA_HOST_R			
83 80 UATA_RESET_L	UATA_HOST_R			
83 80 UATA_DSTROBE	UATA_DEV_R_C			
83 80 UATA_DMARQ	UATA_DEV_R			
83 80 UATA_INTRO	UATA_DEV_R			

### SATA CONNECTORS




80 SATA\_TXD\_P2 == TP\_SATA\_TXD\_P2 MAKE\_BASE=TRUE

80 SATA\_TXD\_N2 == TP\_SATA\_TXD\_N2 MAKE\_BASE=TRUE


80 SATA\_RXD\_N2\_C == TP\_SATA\_RXD\_N2\_C MAKE\_BASE=TRUE

80 SATA\_RXD\_P2\_C == TP\_SATA\_RXD\_P2\_C MAKE\_BASE=TRUE

### HD POWER



### PATA CONNECTOR



Sourced by drive  
Terminate near connector

ATA-6 spec does not call out C8177

"UATA ACTIVE"

### DISK CONNECTORS

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT OF		
NONE	83		102

8

7

6

5

4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET_RX_CLK		P25MM	
ENET_RX_CLK		P25MM	
ENET_GBE_REF		P25MM	
ENET_TX_CLK		P25MM	
ENET_RX			
ENET_RX_CTL			
ENET_RX_CTL			
ENET_TX			
ENET_TX_CTL			
ENET_TX_CTL			
ENET_RX_CTL			
ENET_RX_CTL			
ENET_MDC			
ENET_MDIO			

ENET_CLK25M_TX	04 06
ENET_CLK125M_RX	04 06
ENET_CLK125M_GBE_REF	04 06
ENET_CLK125M_GTX	04 06
ENET_CLK125M_GTX_R	04
ENET_RXD<7..0>	04 06
ENET_RX_DV	04 06
ENET_RX_ER	04 06
ENET_TXD<7..0>	04 06
ENET_TX_EN	04 06
ENET_TX_ER	04 06
ENET_CRD	04 06
ENET_COL	04 06
ENET_MDC	04 06
ENET_MDIO	04 06

**Page Notes**

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

www.laptop-schematics.com

D

D

C


C

B

B

A

A



www.laptop-schematics.com

**Shasta Ethernet**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	84 OF	102
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
	P25MM		ENET CLK125M GBE REF R
	P25MM		ENET CLK125M RX R
	P25MM		ENET CLK25M TX R
ENET MDI	ENET	ENET	ENET MDI0
ENET MDI	ENET	ENET	ENET MDI N<0>
ENET MDI	ENET	ENET	ENET MDI P<1>
ENET MDI	ENET	ENET	ENET MDI N<1>
ENET MDI	ENET	ENET	ENET MDI P<2>
ENET MDI	ENET	ENET	ENET MDI N<2>
ENET MDI	ENET	ENET	ENET MDI P<3>
ENET MDI	ENET	ENET	ENET MDI N<3>
VESTA_CLK25M_XTAL	P25MM		VESTA_CLK25M_XTALI
	P25MM		VESTA_CLK25M_XTALO
	P25MM		VESTA_CLK25M_XTALO R

### Page Notes

Power aliases required by this page:  
 - PP3V3\_ENET  
 - PP2V5\_ENETFW  
 - PPIV2\_ENETFW

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

**Net Spacing Type: ENET**

Line To Line: 0.38 mms  
 Length Tolerance: 50 mils  
 Primary Max Sep: 5 mils  
 Secondary Max Sep: 100 mils  
 Secondary Length: 500 mils

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

#### Vesta Config Straps:

PHYA<4..0>	PHY Address Select (Internal Pull-downs)	MANMS	Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)
EN_10B	TBI Interface Select (Internal Pull-down)	HUB	Repeater Select Sets Hub/DPE bit and master/slave configuration value bit (Internal Pull-down)
RGMIEN	RGMI Enable (Internal Pull-down)	ER	Edge Rate Select 1 - Rise time approx. 5 ns 0 - Rise time approx. 4 ns (Internal Pull-down)
FDX	Full-Duplex Select (Internal Pull-up)	AN_EN	Auto-Negotiation Select 1 - Auto-negotiation enabled 0 - Auto-negotiation disabled (Internal Pull-up)
F1000	Speed Select (Internal Pull-up)	TXC_RXC_DELAY	1 - If RGMII Mode enabled, RXC clock and GTXCLK are delayed by 1.9 ns 0 - No clock delay (Internal Pull-down)
SPD0	Speed Select (Internal Pull-down)		
AN_EN			
F1000			
SPD0			
Description			
Force 10BASE-T	0	0	
Force 100BASE-TX	0	1	
Force 1000BASE-T (test use only)	0	1	X
Auto-negotiate advertise 10BASE-T	1	0	0
Auto-negotiate advertise 10/100BASE-TX	1	0	1
Auto-negotiate advertise 10/100/1000BASE-T	1	1	0
Auto-negotiate advertise 1000BASE-T	1	1	1

AN_EN	F1000	SPD0	Description
0	0	0	Force 10BASE-T
0	0	1	Force 100BASE-TX
0	1	X	Force 1000BASE-T (test use only)
1	0	0	Auto-negotiate advertise 10BASE-T
1	0	1	Auto-negotiate advertise 10/100BASE-TX
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T
1	1	1	Auto-negotiate advertise 1000BASE-T

D

D

C


C

B

B

A

A



**Vesta Ethernet PHY**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6772	E
SCALE	SHT	86 OF 102
NONE		



www.laptop-schematics.com



**ETHERNET CONNECTOR**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	NONE	SHT OF	87 OF 102



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW			FW DATA<7..0>
FW			FW CTL<1..0>
FW_LPS			FW LPS
FW_LREQ			FW LREQ
FW_PINT			FW PINT
FW_LCLK		P25MM	FW CLK98M_LCLK
FW_PCLK		P25MM	FW CLK98M_PCLK
		P25MM	FW CLK98M_LCLK_R


### Page Notes

Power aliases required by this page:  
 - \_PP2V5\_PWRON\_SB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com

### Shasta FireWire

SYNC\_MASTER=N/A SYNC\_DATE=N/A

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT		OF
NONE	88		102

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
PROVIDED BY LINK PAGE	P38MM	CLOCKS	FW_CLK98M_PCLK_R
FW_TPA1	FW	FW	FW_TPA0
FW_TPA1	FW	FW	FW_TPA_N<0>
FW_TPB1	FW	FW	FW_TPB0
FW_TPB1	FW	FW	FW_TPB_N<0>
FW_TPA2	FW	FW	FW_TPA1
FW_TPA2	FW	FW	FW_TPA_N<1>
FW_TPB2	FW	FW	FW_TPB1
FW_TPB2	FW	FW	FW_TPB_N<1>
FW_TPA3	FW	FW	FW_TPA2
FW_TPA3	FW	FW	FW_TPA_N<2>
FW_TPB3	FW	FW	FW_TPB2
FW_TPB3	FW	FW	FW_TPB_N<2>
VESTA_CLK24M_XTAL	P38MM		VESTA_CLK24M_XTALI
	P38MM		VESTA_CLK24M_XTALO
	P38MM		VESTA_CLK24M_XTALO_R

### Page Notes


Power aliases required by this page:  
 - PPFW\_PHY  
 - PP3V3\_FW  
 - PP3V3\_ENETFW  
 - PP2V5\_ENETFW  
 - PPIV2\_ENETFW

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - VESTA\_DS\_ONLY\_EN0  
 If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.  
 - VESTA\_PWR\_CLASS\_0  
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW  
 Line To Line: 0.38 mms  
 Length Tolerance: 100 mils  
 Primary Max Sep: 7.5 mils  
 Secondary Max Sep: 100 mils  
 Secondary Length: 500 mils  
 NOTE: Target differential impedance for FW data pairs is 110 ohms.

Vesta Config Straps:  
 PWR\_CLASS - FireWire Power Class  
 1 - Sets Power Class to 0x4  
 0 - Sets Power Class to 0x0  
 (Internal Pull-up)  
 DS\_ONLY\_EN0 - Port 0 Data/Strobe  
 1 - Port 0 Data/Strobe mode only  
 0 - Port 0 Bilingual mode  
 (Internal Pull-down)



**Vesta FireWire PHY**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	89 102	
NONE			



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
USB2_0	USB2	USB2	USB2_0	USB2_P<0>
USB2_0	USB2	USB2	USB2_0	USB2_N<0>
USB2_1	USB2	USB2	USB2_1	USB2_P<1>
USB2_1	USB2	USB2	USB2_1	USB2_N<1>
USB2_2	USB2	USB2	USB2_2	USB2_P<2>
USB2_2	USB2	USB2	USB2_2	USB2_N<2>
USB2_3	USB2	USB2	USB2_3	USB2_P<3>
USB2_3	USB2	USB2	USB2_3	USB2_N<3>
USB2_4	USB2	USB2	USB2_4	USB2_P<4>
USB2_4	USB2	USB2	USB2_4	USB2_N<4>
USB2_NEC_XTAL		P25MM		NEC_CLK30M_XT1
		P25MM		NEC_CLK30M_XT2
		P25MM		NEC_CLK30M_XT2_R

### Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PWRON\_USB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)


**Net Spacing Type: USB2**

Line To Line: 19.5 mils  
 Length Tolerance: 50 mils  
 Primary Max Sep: 7.5 mils  
 Secondary Max Sep: 100 mils  
 Secondary Length: 500 mils

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

**U2300 SHASTA**  
 V1.0  
 BGA  
 (8 OF 8)  
 OMIT

NC0	P7	TP_SB_NC_P7
NC1	P8	TP_SB_NC_P8
NC2	R3	TP_SB_NC_R3
NC3	R4	TP_SB_NC_R4
NC4	R5	TP_SB_NC_R5
NC5	R6	TP_SB_NC_R6
NC6	R7	TP_SB_NC_R7
NC7	R8	TP_SB_NC_R8
NC8	T1	TP_SB_NC_T1
NC9	T2	TP_SB_NC_T2
NC10	T3	TP_SB_NC_T3
NC11	T4	TP_SB_NC_T4
NC12	T5	TP_SB_NC_T5
NC13	T6	TP_SB_NC_T6
NC14	T7	TP_SB_NC_T7
NC15	T8	TP_SB_NC_T8
NC16	U1	TP_SB_NC_U1
NC17	U2	TP_SB_NC_U2
NC18	U3	TP_SB_NC_U3
NC19	U4	TP_SB_NC_U4
NC20	U5	TP_SB_NC_U5
NC21	U6	TP_SB_NC_U6
NC22	V1	TP_SB_NC_V1
NC23	V2	TP_SB_NC_V2
NC24	V3	TP_SB_NC_V3
NC25	V4	TP_SB_NC_V4
NC26	W1	TP_SB_NC_W1
NC27	W3	TP_SB_NC_W3
NC28	Y1	TP_SB_NC_Y1
NC29	Y3	TP_SB_NC_Y3



### USB Host Interfaces

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	OF	
NONE	91	102	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED	USB2	USB2_PORT1_F	USB2
BY	USB2	USB2_PORT1_F	USB2
USB	USB2	USB2_PORT2_F	USB2
CONTROLLER	USB2	USB2_PORT2_F	USB2
	USB2	USB2_PORT3_F	USB2
	USB2	USB2_PORT3_F	USB2

### Page Notes

Power aliases required by this page:  
 - PP5V\_PWRON\_USB  
 - PP5V\_PWRON\_UDASH  
 - PP3V3\_PWRON\_UDASH  
 - PP3V3\_PWRON\_BT

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.

BOM options provided by this page:  
 (NONE)


NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

### neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

USB2_PWREN<0>	TP USB2_PWREN<0>
USB2_PWREN<1>	TP USB2_PWREN<1>
USB2_PWREN<2>	TP USB2_PWREN<2>
USB2_PWREN<3>	TP USB2_PWREN<3>
USB2_PWREN<4>	TP USB2_PWREN<4>

## External USB Ports



### USB Device Interfaces

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	OF	
NONE	92	102	

# Page Notes


Power aliases required by this page:  
 - \_PP3V3\_PWRON\_MODEM  
 Spec Load: 0.5 A active, 3 mA auxiliary

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

25 UDASH\_SDOWN == TP\_UDASH\_SDOWN  
 MAKE\_BASE=TRUE


www.laptop-schematics.com



www.laptop-schematics.com

## RJ11 CONNECTOR

STUFFED AT FATP  
 SYMBOL USED FOR PLACEMENT



- From Intel Mobile Audio/Modem  
 Daughter Card Specification  
 Rev 1.0, February 22, 1999
- |                      |                     |
|----------------------|---------------------|
| 1 - MONO_OUT/PC_BEEP | 2 - AUDIO_PWRON     |
| 3 - GND              | 4 - MONO_PHONE      |
| 5 - AUXA_RIGHT       | 6 - RESERVED        |
| 7 - AUXA_LEFT        | 8 - GND             |
| 9 - CD_GND           | 10 - 5Vmain         |
| 11 - CD_RIGHT        | 12 - RESERVED       |
| 13 - CD_LEFT         | 14 - RESERVED       |
| 15 - GND             | 16 - PRIMARY_DN     |
| 17 - 3.3Vaux         | 18 - 5Vd            |
| 19 - GND             | 20 - GND            |
| 21 - 3.3Vmain        | 22 - AC97_SYNC      |
| 23 - AC97_SDATA_OUT  | 24 - AC97_SDATA_INB |
| 25 - AC97_RESET#     | 26 - AC97_SDATA_INA |
| 27 - GND             | 28 - GND            |
| 29 - AC97_MSTRCLK    | 30 - AC97_BITCLK    |

**Modem Interface**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	OF	
NONE	94	102	

www.laptop-schematics.com



www.laptop-schematics.com



www.laptop-schematics.com


**AUDIO: CODEC**  
SYNC\_MASTER=AUDIO SYNC\_DATE=02/16/2005  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	NONE	SHT	OF
		95	102



LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49



AUDIO: LINE INPUT AMP

SYNC\_MASTER=AUDIO SYNC\_DATE=02/16/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	NONE	SHT OF	96 OF 102


### LINE OUT LOW-PASS FILTER

FC = 37 KHZ, HO = -1.4



### LINE OUT AMP

APPLE P/N 353S0687



### AUDIO: LINE OUT AMP

SYNC\_MASTER=AUDIO SYNC\_DATE=02/16/2005

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	OF	
NONE	98	102	

**SPEAKER AMP**  
APPLE P/N 353S0680




GAIN SETTINGS: +19DB  
MODULATION SETTING: LOW EMI  
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS




**AUDIO: SPEAKER AMP**  
SYNC\_MASTER=AUDIO SYNC\_DATE=02/16/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT OF		
NONE	100		102



**LINE IN JACK**  
APPLE P/N 514-0203



**SPEAKER CABLE CONNECTOR**  
APPLE P/N 518-0138




**LINE IN PLUG DETECT**  
AUDIO\_IN\_DET\_O\_L = LOW: PLUG INSERTED  
AUDIO\_IN\_DET\_O\_L = HIGH: PLUG NOT INSERTED




**MIC CABLE CONNECTOR**  
APPLE P/N 518-0034

**LINE OUT PLUG DETECTS**  
AUDIO\_LO\_DET\_L = LOW: PLUG INSERTED  
AUDIO\_LO\_DET\_L = HIGH: PLUG NOT INSERTED  
AUDIO\_LO\_OPTICAL\_PLUG\_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED  
AUDIO\_LO\_OPTICAL\_PLUG\_L = HIGH: ANALOG AUDIO PLUG INSERTED



**LINE OUT JACK**  
APPLE P/N 514-0204




**AUDIO: Q45 CONNECTORS**

SYNC\_MASTER=AUDIO SYNC\_DATE=02/16/2005  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	SHT	101	102
NONE			

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35380655	35380933		U9500	PCM3052


### 5V POWER SUPPLY FOR THE HEADPHONES/LINE OUT AMP




### 4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP




### AUDIO GROUND RETURNS



### MICROPHONE IMPEDANCE MATCHING CIRCUIT



### UNUSED GPIO TERMINATIONS



### AUDIO: Q45 POWER SUPPLIES

SYNC\_MASTER=AUDIO SYNC\_DATE=02/16/2005

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	E
SCALE	NONE	SHT OF	102 OF 102