

IMG5 20" REV G

11/16/05

H

437411 PRODUCTION RELEASED


04/28/06 ?

PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE
2	2	System Block Diagram	FINO-M23		08/26/2005	38	54	CPU AVDD VREG	FINO-M23		10/07/2005	74	131	Shasta Ethernet	Q63		08/26/2005
3	4	Power Block Diagram	FINO-M23		08/26/2005	39	55	T,V,I SENSORS	FINO-M23		08/29/2005	75	132	Vesta Ethernet PHY	Q63		08/26/2005
4	5	Table Items	FINO-M23		10/07/2005	40	56	CPU ALIASES & MISC	FINO-M23		08/26/2005	76	136	ETHERNET CONNECTOR	FINO-M23		08/26/2005
5	6	FUNC TEST 1 OF 2	FINO-M23		08/26/2005	41	58	KODIAC NBMEM PWR & CAPS	Q63		08/26/2005	77	138	Shasta FireWire	Q63		08/26/2005
6	7	POWER CONN / ALIAS	M33-PC		06/20/2005	42	59	Kodiak Memory Dq/Ctl	FINO-M23		08/26/2005	78	139	Vesta FireWire PHY	Q63		08/26/2005
7	8	Signal Alias	FINO-M23		08/29/2005	43	61	Parallel Term	FINO-M23		08/26/2005	79	140	FIREWIRE CONNECTORS	FINO-M23		08/26/2005
8	9	FUNC TEST 2 OF 2	FINO-M23		08/26/2005	44	62	Main Memory Clock Buffer	FINO-M23		08/26/2005	80	142	USB Host Interfaces	FINO-M23		08/26/2005
9	11	1.8V VREG	M33-PC		06/20/2005	45	63	MEMORY ADDR BRANCHING	FINO-M23		08/26/2005	81	143	USB Device Interfaces	FINO-M23		09/20/2005
10	12	1.5V Vreg	FINO-M23		10/07/2005	46	67	Memory Dimm A	FINO-M23		08/26/2005	82	144	Flash Media Ctrl	FINO-M23		09/27/2005
11	13	1.2V Vreg	FINO-M23		08/26/2005	47	68	MLB Mem Series Term	FINO-M23		08/26/2005	83	145	Flash Connector	FINO-M23		09/27/2005
12	15	2.5V Vreg	FINO-M23		08/26/2005	48	69	On-Board DDR SDRAM	FINO-M23		08/26/2005	84	147	AUDIO: CODEC	FINO-SO		10/07/2005
13	16	5V & 3.3V Fets	FINO-M23		08/26/2005	49	70	On-Board DDR SDRAM	FINO-M23		08/26/2005	85	148	AUDIO: LINE INPUT AMP	FINO-SO		10/07/2005
14	17	Vesta Core / Misc	FINO-M23		08/26/2005	50	82	KODIAK PCI-E X16	Q63		08/26/2005	86	150	AUDIO: LINE OUT AMP	FINO-SO		10/07/2005
15	19	KODIAK CORE & BYPASS	Q63		08/26/2005	51	84	GPU PCIe	FINO-M23		08/18/2005	87	152	AUDIO: SPEAKER AMP	FINO-SO		10/07/2005
16	20	KODIAK & SHASTA MISC	FINO-M23		08/26/2005	52	85	Graphics Vregs	M33-DD		06/20/2005	88	153	AUDIO: CONNECTORS	FINO-SO		10/07/2005
17	23	Shasta Core Power	Q63		08/26/2005	53	86	GPU Core Power	FINO-M23		10/07/2005	89	154	AUDIO: POWER SUPPLIES	FINO-SO		10/07/2005
18	24	Shasta Serial / Misc	FINO-M23		08/26/2005	54	87	GPU Frame Buffer	FINO-M23		10/07/2005						
19	25	PULSAR2 POWER	Q63		08/26/2005	55	88	FB Series Termination	FINO-M23		08/26/2005						
20	26	PULSAR2 CLOCKS	FINO-M23		08/26/2005	56	89	GPU GDDR SDRAM A	FINO-M23		10/07/2005						
21	27	Pulsar Aliases	FINO-M23		08/26/2005	57	90	GPU GDDR SDRAM B	FINO-M23		10/07/2005						
22	28	System Management Unit	Q63		08/26/2005	58	91	FB Parallel Termination	M33-DD		06/20/2005						
23	29	SMU SUPPLEMENTAL (2)	FINO-M23		09/20/2005	59	92	GPU Straps	FINO-M23		08/26/2005						
24	30	SMU SUPPLEMENTAL (3)	FINO-M23		09/20/2005	60	93	GPU DVI & DACs	FINO-M23		10/07/2005						
25	31	SMU SUPPLEMENTAL (4)	FINO-M23		08/26/2005	61	96	TMDS / ExtVGA	M33-DD		06/20/2005						
26	32	Fan 0, 1 & System Temp	FINO-M23		08/26/2005	62	97	KODIAK PCI-E CONST	FINO-M23		08/26/2005						
27	33	Fan 2 & HD Temp	M33-HS		08/04/2005	63	98	KODIAK HT16	Q63		08/26/2005						
28	39	I2C Connections	FINO-M23		08/26/2005	64	101	HT ALIASES	FINO-M23		08/26/2005						
29	41	KODIAK EI PWR & CAPS	Q63		08/26/2005	65	103	Shasta HyperTransport	Q63		08/26/2005						
30	42	KODIAK EI A	Q63		08/26/2005	66	119	Shasta PCI Interface	Q63		08/26/2005						
31	43	CPU EI AND IO	FINO-M23		08/26/2005	67	120	PCI SERIES TERMINATION	FINO-M23		08/26/2005						
32	44	KODIAK EI B	Q63		08/26/2005	68	121	AIRPORT & BLUETOOTH	FINO-M23		08/26/2005						
33	47	CPU STRAPS	FINO-M23		08/26/2005	69	122	USB 2.0 PCI Interface	Q63		08/26/2005						
34	48	CPU POWER AND BYPASS	FINO-M23		08/26/2005	70	125	BootROM	Q63		08/26/2005						
35	49	PROC DECOUPLING	FINO-M23		08/26/2005	71	127	Shasta Disk	M33-DC		06/20/2005						
36	50	CPU VCORE VREG	M33-HS		06/20/2005	72	129	Disk Connectors	M33-DC		06/20/2005						
37	52	CPU VCORE MORE BYPASS	FINO-M23		08/26/2005	73	130	ENET SERIES TERM	FINO-M23		08/26/2005						

SCH, MLB, IMG5, 20

051-6863

H



www.laptop-schematics.com

www.laptop-schematics.com

BLANK PAGE

www.laptop-schematics.com

NO TEST XW NETS

Table listing various net names and their test status, including GND_U1100_11, GND_GPU_TP_VSS, and others.

Table listing various net names and their test status, including GND_NEC_AVSS_R, GND_AUDIO_TPKRAMP_PLANE, and others.

Table listing various net names and their test status, including TP_FBBCS1_L, TP_USB2_PWREN<0>, and others.

FUNC TEST NETS

NOTES FROM TOM FUSSELMAN

PLACE TWO TEST POINTS ON TOP SIDE FOR PP3V3_ALL AND GND PLACE WITHIN 1 INCH OF EACH OTHER USE FAT TRACES

Table listing functional test nets such as FUNC_TEST=TRUE PPVCORE_CPU and FUNC_TEST=TRUE PP3V3_ALL_SMU.

TOP SIDE ONLY


Table listing test points for functional tests on the top side, including SMU_BOOT_SCLK, SMU_BOOT_RXD, and others.

EE IDENTIFIED NO TEST NETS

Large table listing numerous net names identified as 'NO TEST' across multiple pages.

Table listing net names and their test status, including RFBD<126>, CPU_DIODE_POS, and others.

Table listing net names and their test status, including RFBD<16>, RFBD<15>, and others.




FUNC TEST 1 OF 2


SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2015

DIAG LED


(OVERTEMP LED)




PLL LOCK LED




CHKSTOP LED



SERIAL DEBUG



CPU HEATSINK MOUNTING HOLES



Signal Alias

SYNC_MASTER=FINO-M23 SYNC_DATE=08/29/2005

THE FOLLOWING NETS ARE USED ONLY
WHEN THE DEVELOPMENT BOM OPTION IS ENABLED

NO_TEST=YES ENET_TXD_R<7> 130 131
NO_TEST=YES ENET_TXD_R<6> 130 131
NO_TEST=YES ENET_TXD_R<5> 130 131
NO_TEST=YES ENET_TXD_R<4> 130 131
NO_TEST=YES ENET_TXD_R<3> 130 131
NO_TEST=YES ENET_TXD_R<2> 130 131
NO_TEST=YES ENET_TXD_R<1> 130 131
NO_TEST=YES ENET_TXD_R<0> 130 131
NO_TEST=YES ENET_TXD<7> 130 131 132
NO_TEST=YES ENET_TXD<6> 130 131 132
NO_TEST=YES ENET_TXD<5> 130 131 132
NO_TEST=YES ENET_TXD<4> 130 131 132
NO_TEST=YES ENET_TXD<3> 130 131 132
NO_TEST=YES ENET_TXD<2> 130 131 132
NO_TEST=YES ENET_TXD<1> 130 131 132
NO_TEST=YES ENET_TXD<0> 130 131 132
NO_TEST=YES ENET_RXD_R<7> 130 131 132
NO_TEST=YES ENET_RXD_R<6> 130 131 132
NO_TEST=YES ENET_RXD_R<5> 130 131 132
NO_TEST=YES ENET_RXD_R<4> 130 131 132
NO_TEST=YES ENET_RXD_R<3> 130 131 132
NO_TEST=YES ENET_RXD_R<2> 130 131 132
NO_TEST=YES ENET_RXD_R<1> 130 131 132
NO_TEST=YES ENET_RXD_R<0> 130 131 132
NO_TEST=YES ENET_RXD<7> 130 131
NO_TEST=YES ENET_RXD<6> 130 131
NO_TEST=YES ENET_RXD<5> 130 131
NO_TEST=YES ENET_RXD<4> 130 131
NO_TEST=YES ENET_RXD<3> 130 131
NO_TEST=YES ENET_RXD<2> 130 131
NO_TEST=YES ENET_RXD<1> 130 131
NO_TEST=YES ENET_RXD<0> 130 131
NO_TEST=YES ENET_TX_EN_R 130 131
NO_TEST=YES ENET_TX_ER_R 130 131
NO_TEST=YES ENET_TX_EN 130 131 132
NO_TEST=YES ENET_TX_ER 130 131 132
NO_TEST=YES TP_HT_MB_TO_NB_CLK_N<1> 101
NO_TEST=YES TP_HT_MB_TO_NB_CLK_P<1> 101
NO_TEST=YES NC_CPU_AFN 56
NO_TEST=YES NC_I2C_SMU_CPU_SCL_IN 51
NO_TEST=YES NC_PSR0 56
NO_TEST=YES NC_PSR0_ENABLE 56
NO_TEST=YES NC_SLOT_TOTAL_PWR 31
NO_TEST=YES NC_SMU_CPU_VID_LE0 31
NO_TEST=YES NC_SMU_CPU_VID_LE1 31
NO_TEST=YES NC_SMU_FAN_RPM3 31
NO_TEST=YES NC_SMU_FAN_RPM4 31
NO_TEST=YES NC_SMU_FAN_RPM5 31
NO_TEST=YES NC_SMU_FAN_TACH3 31
NO_TEST=YES NC_SMU_FAN_TACH4 31
NO_TEST=YES NC_SMU_FAN_TACH5 31
NO_TEST=YES NC_SMU_FAN_TACH7 31
NO_TEST=YES NC_SMU_SER_SEL 31
NO_TEST=YES NC_SYS_DOOR_AJAR_L 31
NO_TEST=YES TP_VESTA_2_5V_EN 17
NO_TEST=YES TP_VESTA_AN_EN 132
NO_TEST=YES TP_VESTA_DNC_C9 17
NO_TEST=YES TP_VESTA_DNC_E9 17
NO_TEST=YES TP_VESTA_EN_10B 132
NO_TEST=YES TP_VESTA_ER 132
NO_TEST=YES TP_VESTA_F1000 132
NO_TEST=YES TP_VESTA_FDX 132
NO_TEST=YES TP_VESTA_FDXLED_L 132
NO_TEST=YES TP_VESTA_HUB 132
NO_TEST=YES TP_VESTA_LINK1_L 132
NO_TEST=YES TP_VESTA_LINK2_L 132
NO_TEST=YES TP_VESTA_MANMS 132
NO_TEST=YES TP_VESTA_PHYA<0> 132
NO_TEST=YES TP_VESTA_PHYA<1> 132
NO_TEST=YES TP_VESTA_PHYA<2> 132
NO_TEST=YES TP_VESTA_PHYA<3> 132
NO_TEST=YES TP_VESTA_PHYA<4> 132
NO_TEST=YES TP_VESTA_RBC0 132
NO_TEST=YES TP_VESTA_RBC1 132
NO_TEST=YES TP_VESTA_REGCTL1 17
NO_TEST=YES TP_VESTA_REGCTL2 17
NO_TEST=YES TP_VESTA_REGSEN1 17
NO_TEST=YES TP_VESTA_REGSEN2 17
NO_TEST=YES TP_VESTA_REGSUP1 17
NO_TEST=YES TP_VESTA_REGSUP2 17
NO_TEST=YES TP_VESTA_RGMIIEN 132
NO_TEST=YES TP_VESTA_SPD0 132
NO_TEST=YES TP_VESTA_TDBL<0> 139
NO_TEST=YES TP_VESTA_TDBL<1> 139
NO_TEST=YES TP_VESTA_TDBL<2> 139
NO_TEST=YES TP_VESTA_TEST<0> 132
NO_TEST=YES TP_VESTA_TEST<1> 132
NO_TEST=YES TP_VESTA_TEST_1394<0> 139
NO_TEST=YES TP_VESTA_TEST_1394<1> 139
NO_TEST=YES TP_VESTA_TVCO 132
NO_TEST=YES CARD_READER_ACTIVITY_R 144
NO_TEST=YES TP_VESTA_FAVDDL 139
NO_TEST=YES TP_NB_A_TRIGGER_OUT 56
NO_TEST=YES TP_NB_B_TRIGGER_OUT 56

NO_TEST=YES TP_VESTA_TVCO_24 139
NO_TEST=YES TP_VESTA_TXC_RXC_DELAY 132
NO_TEST=YES TP_I2S2_SB_TO_DEV.DTO 154
NO_TEST=YES TP_NB_APSYNC 44
NO_TEST=YES TP_SB_WATCHDOG 24
NO_TEST=YES NC_CPU_TBEN_CLK 31
NO_TEST=YES NC_J3108_10 31
NO_TEST=YES NC_J3108_11 31
NO_TEST=YES NC_J3108_12 31
NO_TEST=YES NC_J3108_8 31
NO_TEST=YES NC_J3108_9 31
NO_TEST=YES NC_JTAGMUX_3 30
NO_TEST=YES NC_PP1V5_PULSAR 12

NO_TEST=YES Q803_C 8
NO_TEST=YES PLLLOCK 8 43
NO_TEST=YES LED_PP1V8_RUN_P 11
NO_TEST=YES LED_PP1V8_RUN_N 11
NO_TEST=YES PP1V5_RUN_FOR_LED 12
NO_TEST=YES LED_PP1V5_RUN_N 12
NO_TEST=YES LED_PP1V5_RUN_P 12
NO_TEST=YES PULSAR_1V5_RUN_SWITCH 12
NO_TEST=YES PP1V2_RUN_FOR_LED 13
NO_TEST=YES LED_PP1V2_RUN_N 13
NO_TEST=YES LED_PP1V2_RUN_P 13
NO_TEST=YES KP_V<1> 55
NO_TEST=YES KP_V<2> 55
NO_TEST=YES CPU_SENSE_KP_V 55
NO_TEST=YES NB_PLL_OUT_TRG_R 59
NO_TEST=YES NB_PLL_OUT_TRG 59
NO_TEST=YES PP5V_T555 53
NO_TEST=YES T555_DISC 53
NO_TEST=YES T555_THRES 53
NO_TEST=YES T555_OUT 53
NO_TEST=YES T555_PWM 53
NO_TEST=YES PP3V3_GPU_TSENSE 93
NO_TEST=YES TSENSE_GPU_OVERTEMP_L 93
NO_TEST=YES TSENSE_GPU_ADD0 93
NO_TEST=YES TSENSE_GPU_ADD1 93
NO_TEST=YES GPU_DIODE_PLUS 93
NO_TEST=YES GPU_DIODE_MINUS 93
NO_TEST=YES LED8700_P 136
NO_TEST=YES LED8701_P 136

THE FOLLOWING PULSAR NETS WILL BE
TESTED VIA TEST JET

NO_TEST=YES CPU_A_TBEN_CLK_R 26
NO_TEST=YES CPU_B_TBEN_CLK_R 26
NO_TEST=YES CPU_A_APSYNC_R 26
NO_TEST=YES CPU_B_APSYNC_R 26
NO_TEST=YES NB_APSYNC_R 26
NO_TEST=YES HT_SB_REFCLK_R 26
NO_TEST=YES HT_NB_REFCLK_H0_R 26
NO_TEST=YES HT_NB_REFCLK_L0_R 26
NO_TEST=YES CLK_RAIREF_200M_P_R 26
NO_TEST=YES CLK_RAIREF_200M_N_R 26
NO_TEST=YES NB_PMR_CLK_P_R 26
NO_TEST=YES NB_PMR_CLK_N_R 26
NO_TEST=YES NB_PCIE_REFCLK_P_C 26
NO_TEST=YES NB_PCIE_REFCLK_N_C 26
NO_TEST=YES GFX_SLOT_PCIE_REFCLK_P_C 26
NO_TEST=YES GFX_SLOT_PCIE_REFCLK_N_C 26
NO_TEST=YES PCIE_A_REFCLKIN_P_C 26
NO_TEST=YES PCIE_A_REFCLKIN_N_C 26
NO_TEST=YES PCIE_B_REFCLKIN_P_C 26
NO_TEST=YES PCIE_B_REFCLKIN_N_C 26
NO_TEST=YES PCIE_C_REFCLKIN_P_C 26
NO_TEST=YES PCIE_C_REFCLKIN_N_C 26
NO_TEST=YES NB_DDR_REFCLK_P_R 26
NO_TEST=YES NB_DDR_REFCLK_N_R 26
NO_TEST=YES CLK_RAI_GIGE_25MHZ_R 26
NO_TEST=YES QUAA0_REF_25MHZ_R 26
NO_TEST=YES SB_CLK25M_SATA_R 26
NO_TEST=YES QUAA1_REF_25MHZ_R 26
NO_TEST=YES PCI_CLK133M_SB_EXT_R 26
NO_TEST=YES SB_AIRPRPT_CLK_33MHZ_R 26
NO_TEST=YES CLK_RAI_REFCLK_66M_R 26
NO_TEST=YES SB_USB2_CLK_33MHZ_R 26

THE FOLLOWING NETS DO NOT HAVE
TEST POINT BECAUSE OF ROUTING DENSITY
AND SIGNAL INTEGRITY.
TEST COVERAGE WILL BE BY FCT
NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL
PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB
LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS

NO_TEST=YES 100M_N<0> 82 97
NO_TEST=YES 100M_P<0> 82 97
NO_TEST=YES CKA_N<0> 84 97
NO_TEST=YES CKA_P<0> 84 97
NO_TEST=YES HT_NB_N<0> 98 101
NO_TEST=YES HT_NB_P<0> 98 101
NO_TEST=YES HT_NB_REFCLK_NF<0> 98 101
NO_TEST=YES HT_NB_REFCLK_P<0> 98 101
NO_TEST=YES HT_NB_TO_SB_CAD_N<0..7> 101
NO_TEST=YES HT_NB_TO_SB_CAD_P<0..7> 101
NO_TEST=YES HT_NB_TO_SB_CLK_P<0> 101
NO_TEST=YES HT_NB_TO_SB_CLK_N<0> 101
NO_TEST=YES HT_SB_TO_NB_CAD_N<0..7> 101
NO_TEST=YES HT_SB_TO_NB_CAD_P<0..7> 101
NO_TEST=YES HT_SB_TO_NB_CLK_P<0> 101
NO_TEST=YES HT_SB_TO_NB_CLK_N<0> 101
NO_TEST=YES PCIE_SLOTA_TO_NB_N<0..15> 9 82 84 97
NO_TEST=YES PCIE_SLOTA_TO_NB_P<0..15> 9 82 84 97
NO_TEST=YES UATA_DA<0> 127 129
NO_TEST=YES UATA_DD<1> 127 129
NO_TEST=YES UATA_DD<14> 127 129
NO_TEST=YES PCIE_NB_TO_SLOTA_N<0> 9 82 84 97
NO_TEST=YES PCIE_NB_TO_SLOTA_N<3> 9 82 84 97
NO_TEST=YES PCIE_NB_TO_SLOTA_NF<13> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOTA_NF<7> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOTA_P<1> 9 82 84 97
NO_TEST=YES PCIE_NB_TO_SLOTA_P<10> 9 82 84 97
NO_TEST=YES PCIE_NB_TO_SLOTA_P<13> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOTA_P<4> 9 82 97
NO_TEST=YES HT_MB_TO_NB_CTL_N<1> 98
NO_TEST=YES HT_MB_TO_NB_CTL_P<1> 98
NO_TEST=YES HT_MB_TO_MB_CTL_N<1> 98
NO_TEST=YES HT_MB_TO_MB_CTL_P<1> 98
NO_TEST=YES HT_NB_TO_SB_CTL_N<0> 101
NO_TEST=YES HT_NB_TO_SB_CTL_P<0> 101
NO_TEST=YES CLK_KOD_100M_NF<0> 82 97
NO_TEST=YES CLK_KOD_100M_P<0> 82 97
NO_TEST=YES EI_CPU_TO_NB_CLK_N 43 56
NO_TEST=YES EI_CPU_TO_NB_CLK_P 43 56
NO_TEST=YES EI_CPU_TO_NB_SR_N<1> 9 43 56
NO_TEST=YES EI_CPU_TO_NB_SR_P<1> 9 43 56
NO_TEST=YES EI_NB_TO_CPU_CLK_N 43 56
NO_TEST=YES EI_NB_TO_CPU_CLK_P 43 56
NO_TEST=YES EI_NB_TO_CPU_SR_N<0> 9 43 56
NO_TEST=YES EI_NB_TO_CPU_SR_P<0> 9 43 56
NO_TEST=YES PLLTESTOUT 43 47
NO_TEST=YES UATA_DD<13> 127 129
NO_TEST=YES CPU_SPARE2 43 47
NO_TEST=YES RFB<51> 88 89
NO_TEST=YES TP_CPU_TRIGGER_OUT 56
NO_TEST=YES UATA_DD<12> 127 129
NO_TEST=YES EI_CPU_SYSCLK_P 43 56
NO_TEST=YES EI_CPU_TO_NB_SR_N<1> 9 43 56
NO_TEST=YES EI_CPU_TO_NB_SR_P<1> 9 43 56
NO_TEST=YES EI_NB_TO_CPU_SR_N<0> 9 43 56
NO_TEST=YES EI_NB_TO_CPU_SR_P<0> 9 43 56

JTAG TEST POINTS NEED TO BE ON THE BOTTOM
OF THE BOARD
ADDING FUNC_TEST=TRUE TO THESE NETS


FUNC_TEST=TRUE TP_JTAG_SB_TCK 20
FUNC_TEST=TRUE TP_JTAG_SB_TDI 20
FUNC_TEST=TRUE TP_JTAG_SB_TDO 20
FUNC_TEST=TRUE TP_JTAG_SB_TMS 20
FUNC_TEST=TRUE JTAG_SB_TRST_L 20 24
FUNC_TEST=TRUE JTAG_NB_TCK 20 30
FUNC_TEST=TRUE JTAG_NB_TDI 20 30
FUNC_TEST=TRUE JTAG_NB_TDO 20 30
FUNC_TEST=TRUE JTAG_NB_TMS 20 30
FUNC_TEST=TRUE JTAG_NB_TRST_L 20
FUNC_TEST=TRUE TP_JTAG_VESTA_TDI 17
FUNC_TEST=TRUE TP_JTAG_VESTA_TDO 17
FUNC_TEST=TRUE TP_JTAG_VESTA_TCK 17
FUNC_TEST=TRUE TP_JTAG_VESTA_TMS 17
FUNC_TEST=TRUE TP_JTAG_VESTA_TRST_L 17
FUNC_TEST=TRUE JTAG_CPU_TCK 30 43
FUNC_TEST=TRUE JTAG_CPU_TDI 30 43
FUNC_TEST=TRUE JTAG_CPU_TDO 30 43 47
FUNC_TEST=TRUE JTAG_CPU_TMS 30 43
FUNC_TEST=TRUE JTAG_CPU_TRST_L 43 47

ADDING NO_TEST TO ALL PCIE NETS
TO AVOID STUBS
WILL GET COVERAGE IN FCT WITH A DIAG
THAT CHECKS THAT THE BUS IS 16 LANES WIDE

NO_TEST=YES PCIE_NB_TO_SLOTA_NF<0..15> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOTA_P<0..15> 9 82 97
NO_TEST=YES PCIE_NB_TO_SLOTA_N<0..15> 9 82 84 97
NO_TEST=YES PCIE_NB_TO_SLOTA_P<0..15> 9 82 84 97
NO_TEST=YES PCIE_SLOTA_TO_NB_NF<0..15> 84 97
NO_TEST=YES PCIE_SLOTA_TO_NB_P<0..15> 9 82 84 97
NO_TEST=YES PCIE_SLOTA_TO_NB_N<0..15> 9 82 84 97

FUNC TEST 2 OF 2
SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

1.8V VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=1.85V FOR FRAMEBUFFER.
 IRU3037ACS VREF=0.8VDC
 VOUT=VREF*(R903+R905)/R905=1.85VDC

POWER BUDGET CURRENT OF TOTAL RAILS
 10.9A PEAK
 7.2A CONTINUOUS

POWER BUDGET CURRENT OF FET
 IRF7413PBF 2.7A PEAK
 2.3A CONTINUOUS

1.8V VREG
 SYNC_MASTER=M33-PC SYNC_DATE=06/20/2005



KODIAK CORE VOLTAGE REGULATOR

NOTE:


IRU3037ACS VREF=0.8VDC
 $VOUT=VREF * (R1203+R1205) / R1205 = 1.25VDC$

LOAD FROM POWER BUDGET
 8.5A PEAK CURRENT DRAW
 7.2A CONTINUOUS CURRENT DRAW

1.35V R1205=2.87K
 1.30V R1205=3.24K
 1.25V R1205=3.65K




PP1V2_ALL VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=1.22-1.23V
 IRU3037ACS VREF=0.8VDC
 $V_{OUT} = V_{REF} * (R_{1003} + R_{1005}) / R_{1005} = 1.22 - 1.23VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 3.2A PEAK
 2.6A CONTINUOUS

PP1V2_PWRON FET SWITCH


PEAK CURRENT 1.3A
 1.0A CONTINUOUS



PP1V2_PWRON COMES UP BEFORE GPU_POWERUP_L SO THAT SHASTA CORE GETS POWER BEFORE ANYTHING ELSE


PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT




1.2V Vreg
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

PP2V5_ALL VOLTAGE REGULATOR




NOTE:
 SET OUTPUT=2.5V
 IRU3037CS VREF=1.24VDC
 $V_{OUT} = V_{REF} * (R_{1581} + R_{1582}) + 1 = 5.505VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 0.2A PEAK
 0.1A CONTINUOUS

PP2V5_PWRON FET SWITCH PEAK CURRENT 0.1A




PP2V5_RUN FET SWITCH PEAK CURRENT 0.1A



2.5V Vreg

SYNC_MASTER=FINO-M23

SYNC_DATE=08/26/2005



5V & 3.3V Fets

SYNC_MASTER=FINO-M23

SYNC_DATE=08/26/2005

051-6863 H


16 154

Page Notes

Power aliases required by this page:

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- VESTA1V2_BURST / VESTA1V2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.




7 =PPVCORE_PWRON_NB

KODIAK CORE
PP1900
P4MM
SM
1.6V PRÖBEPOINT
Q63 = PP1V6

KODIAK
SEE_TABLE
U1900
KODIAK-ASIC-040812
BGA

- N15
- P17
- P21
- R14
- R18
- R22
- T16
- T20
- U15
- U19
- V17
- V21
- W14
- W18
- W22
- Y16
- Y20
- AA15
- AA19
- AA23
- AB17
- AB21
- AC14
- AC18
- AC22

- N14
- P16
- P20
- R15
- R19
- R23
- T17
- T21
- U14
- U18
- V16
- V20
- W15
- W19
- W23
- Y17
- Y21
- AA14
- AA18
- AA22
- AB16
- AB20
- AC15
- AC19
- AC23
- GND




KODIAK CORE & BYPASS


SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

LAST_MODIFIED=Fri Apr 28 20:22:40 2006


SHASTA ALIASES







SHASTA JTAG



SHASTA GPIO TERMINATIONS
(SOME OF THESE ARE NOSTUFF
ON PAGE 24)



KODIAK JTAG_TRST PULLED HIGH
TO ALLOW SMU DEBUG ACCESS



NOTE:
PMR_CLK_STOP CAN BE USED TO STOP ALL CLOCKS IN KODIAK
USED FOR DEBUG
PLACE R2012 IN AN ACCESSIBLE LOCATION

Page Notes


Power aliases required by this page:
 - =PP1V3_PWRON_SB_PCI64 (VIO1) (TO 5V OR 3.3V)
 - =PP1V3_PWRON_SB_PCI32 (VIO2) (TO 5V OR 3.3V)
 - =PP1V3_PWRON_SB
 - =PP2V5_PWRON_SB
 - =PP1V2_PWRON_SB_VCORE

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation.
 CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Power Sequencing:
 Must power Shasta VCore rail before any other Shasta supplies.



Shasta Core Power


SYNC_MASTER=Q63

SYNC_DATE=08/26/2005

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB_DTI 24 147
I2S0_TO_DEV		I2S0_SB_TO_DEV DTO 24 147
I2S0_TO_DEV	AUDIO	I2S0_MCLK 24 154
I2S0_BIDIR		I2S0_BITCLK 24 147
I2S0_BIDIR		I2S0_SYNC 24 147
I2S1_TO_SB		I2S1_DEV_TO_SB_DTI 8 24
I2S1_TO_DEV		I2S1_SB_TO_DEV DTO 8 24
I2S1_TO_DEV	0.25mm SPACING	I2S1_MCLK 8 24
I2S1_BIDIR		I2S1_BITCLK 8 24
I2S1_BIDIR		I2S1_SYNC 8 24
I2S2_TO_SB		I2S2_DEV_TO_SB_DTI 24 154
I2S2_TO_DEV		I2S2_SB_TO_DEV DTO 24 154
I2S2_TO_DEV	0.25mm SPACING	I2S2_MCLK 24 154
I2S2_BIDIR		I2S2_BITCLK 24 154
I2S2_BIDIR		I2S2_SYNC 24 154
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALI 24
	0.38mm SPACING	SB_CLK18M_XTALO 24
	0.38mm SPACING	SB_CLK18M_XTALO R 24
SB_CLK25M_ATA	0.38mm SPACING	SB_CLK25M_SATA 24 26
	P3MM SPACING	NB_TO_SB_INT 24
	P3MM SPACING	SB_CPU_A0_INT_L 24
	P3MM SPACING	SB_CPU_A1_INT_L 24
	P3MM SPACING	SB_CPU_B0_INT_L 24
	P3MM SPACING	SB_CPU_B1_INT_L 24
	P3MM SPACING	PCI_AIRPORT_INT_L 24 121
	P3MM SPACING	PCI_USB2_INT_L 24 122
	P3MM SPACING	I2S0_RESET_L 24 147
	P3MM SPACING	I2S1_RESET_L 8 24
	P3MM SPACING	I2S2_RESET_L 24 154
	P3MM SPACING	MB_SLOT_RESET_L 24
	P3MM SPACING	NB_SLOT_RESET_L 20 24
	P3MM SPACING	SB_CPU_A0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_A1_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B1_SRESET_L 24 56

119 56 24 23 20 7 =PP3V3_PWRON_SB

AUDIO PAGES IS RESPONSIBLE FOR TERMINATION OF I2S0 AND I2S2
DO NOT ADD PULLUP/DOWN FOR I2S0 AND IS-2S2 IN THIS PAGE






Page Notes

Power aliases required by this page:
 - PP3V3_PCI - PP3V3_PWRON_SB
 - PP2V5_PWRON_SB - PP1V2_PWRON_SB








Signal aliases required by this page: (NONE)

BOM options provided by this page:
 - PCI_64BIT: Configures Shasta for 64-bit PCI
 - MPIC_NB/MPIC_SB: Selects whether Northbridge or Southbridge MPIC will be used for interrupt controller.




NET	VALUE	REF	LOC	TYPE
I2S0_DEV_TO_SB_DTI	RP2410	3	W7	
I2S0_SB_TO_DEV DTO	RP2410	4	Y5	
I2S0_MCLK	RP2410	4	U8	
I2S0_BITCLK	RP2420	1	AA4	
I2S0_SYNC	RP2410	2	Y6	
I2S1_DEV_TO_SB_DTI	RP2420	3	V10	
I2S1_SB_TO_DEV DTO	RP2420	3	AB5	
I2S1_MCLK	RP2430	2	V9	
I2S1_BITCLK	RP2430	2	AA8	
I2S1_SYNC	RP2410	1	AA7	
I2S1_RESET_L	RP2410	1	V5	
I2S2_DEV_TO_SB_DTI	RP2430	4	AA5	
I2S2_SB_TO_DEV DTO	RP2430	4	Y8	
I2S2_MCLK	RP2420	4	V7	
I2S2_BITCLK	RP2420	2	AB4	
I2S2_SYNC	RP2430	1	W9	
I2S2_RESET_L	RP2430	1	Y2	
I2S0_RESET_L	AB3	24	AB3	
SB_GPIO_H_3	WB	24	WB	
SB_PCI_SEL32BIT	W6	25	W6	
I2C_SB_SCL	Y9	39	Y9	
I2C_SB_SDA	AB7	39	AB7	
SHASTA_SYS_IO_RESET_L	ARROW	28	ARROW	
SB_STOPTALS_L	ARROW	28	ARROW	
SMU_SUSPENDREQ_L	ARROW	43 10	ARROW	
SB_SUSPENDACK_L	ARROW	28	ARROW	
SYS_PME_L	ARROW	122	ARROW	
TP_SB_WATCHDOG	W12	122	W12	
JTAG_SB_TDI	ARROW	20	ARROW	
JTAG_SB_TDO	W11	20	W11	
JTAG_SB_TCK	AB11	20	AB11	
JTAG_SB_TMS	Y11	20	Y11	
JTAG_SB_TRST_L	W12	20 9	W12	
SB_TEST_MODE_PD	A3	40	A3	
TP_SB_PLTEST	U14	6	U14	
TP_SB_FSTEST	V14	6	V14	
SB_CLK18M_XTALI	W13	24	W13	
SB_CLK18M_XTALO R	V13	24	V13	
SB_CLK25M_SATA	W15	24 24	W15	
SB_CLK18M_XTALO	24	24	24	

119 56 24 23 20 7 =PP3V3_PWRON_SB




AUDIO GPIOS
NOTE: It is the responsibility of the audio circuit to provide the necessary pull-up & pull-down.

Shasta Serial / Misc
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005




PULSAR2 POWER
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

PLACE ALL 0-OHM SERIES RESISTORS
ON THIS PAGE NEAR PULSAR



U2500
PULSAR2
BGA



REMOVED R2632 AND R2630
FROM UNUSED CLOCKS FOR EMC

QUASAR CLOCKS ARE RESISTOR DIVIDED DOWN
TO 1.8V ON QUASAR PAGES

LAST MODIFIED: APR 26, 04

PULSAR2 CLOCKS
SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

N/C ALIASES

N/C RAINIER CLOCKS

```

6 NC_CLK_RAI_REFCLK_66M == CLK_RAI_REFCLK_66M 26
  MAKE_BASE=TRUE

6 NC_CLK_RAI_GIGE_25MHZ == CLK_RAI_GIGE_25MHZ 26
  MAKE_BASE=TRUE

6 NC_CLK_RAI_200M_P<0> == CLK_RAI_200M_P<0> 26
  MAKE_BASE=TRUE

6 NC_CLK_RAI_200M_N<0> == CLK_RAI_200M_N<0> 26
  MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEA_P<0> == CLK_RAI_PCIEA_P<0> 26
  MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEA_N<0> == CLK_RAI_PCIEA_N<0> 26
  MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEB_P<0> == CLK_RAI_PCIEB_P<0> 26
  MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEB_N<0> == CLK_RAI_PCIEB_N<0> 26
  MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEC_P<0> == CLK_RAI_PCIEC_P<0> 26
  MAKE_BASE=TRUE

6 NC_CLK_RAI_PCIEC_N<0> == CLK_RAI_PCIEC_N<0> 26
  MAKE_BASE=TRUE

```

N/C CPUB CLOCKS

```

6 NC_EI_CPU_B_SYSCLK_P == EI_CPU_B_SYSCLK_P 26
  MAKE_BASE=TRUE

6 NC_EI_CPU_B_SYSCLK_N == EI_CPU_B_SYSCLK_N 26
  MAKE_BASE=TRUE

6 NC_CPU_B_APSYNC == CPU_B_APSYNC 26
  MAKE_BASE=TRUE

```

N/C QUASAR CLOCKS


```

6 NC_RAM_ARB0_REF25MHZ == RAM_ARB0_REF25MHZ 26
  MAKE_BASE=TRUE

6 NC_RAM_ARB1_REF25MHZ == RAM_ARB1_REF25MHZ 26
  MAKE_BASE=TRUE

```

CLOCK CONSTRAINTS



NOTE:

ALL OTHER CLOCK CONSTRAINTS ON THEIR
RESPECTIVE BUS PAGES

```


26 PCI_CLK33M_USB2 == =PCI_CLK33M_USB2 122
  MAKE_BASE=TRUE

```

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_CLK10M_XTAL	0.38MM SPACING	SMU_CLK10M_XIN
	0.38MM SPACING	SMU_CLK10M_XOUT
	0.38MM SPACING	SMU_CLK10M_XOUT_R
RTC_CLK32K_XTAL	0.38MM SPACING	RTC_CLK32K_X1
	0.38MM SPACING	RTC_CLK32K_X2
	P3MM SPACING	SMU_IO_RESET_L
	0.25MM SPACING	SYS_NORTH_RESET_L

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_RESET	0.25MM SPACING	SYS_NORTH_RESET_L 28 30
SMU_RESET	0.25MM SPACING	SYS_IO_RESET_L 24 30 119 122
	P3MM SPACING	CLOCK_RESET_L 26 28
	P3MM SPACING	SYS_RESET_BUTTON_L 28 29

Real Time Clock



Page Notes

Power aliases required by this page:
 - =PP3V3_ALL_SMU
 - =PP3V3_ALL_RTC
 - =PP3V3_PWRON_SMU
 - =PPVREF_SMU (SMU AVCC OR 2.5V REFERENCE)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.


NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.

P1[0] NOT USED ---->



SMU Pull-ups / pull-down



System Management Unit



Alternate Functions

Tower & Server	
Port	Port
31 28 CPU_VID<0>	6.0 SAT_MRESET_L
31 28 CPU_VID<1>	6.1 CPU_A_INSERTED_L
31 28 CPU_VID<2>	6.2 CPU_B_INSERTED_L
31 28 I2C_SMU_CPU_SDA_IN	7.2 SMU_FAN_PWM8
31 28 I2C_SMU_CPU_SCL_IN	7.4 SMU_FAN_PWM9
31 28 I2C_SMU_A_SDA_IN	3.0 I2C_SMU_A_SDA
31 28 I2C_SMU_A_SDA_OUT_L	3.1 I2C_SMU_A_SCL
31 28 CPU_VID<3>	6.3 SMU_FAN_RPM6
31 28 CPU_VID<4>	6.4 SMU_FAN_RPM7
31 28 I2C_SMU_A_SCL_IN	3.2 NB_TDI
31 28 I2C_SMU_A_SCL_OUT_L	3.3 NB_TCK
31 28 I2C_SMU_CPU_SDA_OUT_L	8.5 NB_TMS
31 28 I2C_SMU_CPU_SCL_OUT_L	10.7 NB_TDO_SMU


System Management Unit
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

051-6863 H


AMBIENT LIGHT SENSOR CONNECTOR




SYS POWER AND RESET BUTTON




SMU RESET BUTTON




SMU DEBUG/DOWNLOAD CONNECTOR



RTC BATTERY




SYS LED'S



TABLE_6_HEAD		TABLE_5_HEAD	
TABLE_6_ITEM		TABLE_5_ITEM	
378S0157 1	WHITE LED, B2S BIN	114S0081 1	RES, 39.2 OHM, 1%, 402, LF
TABLE_6_ITEM		TABLE_5_ITEM	
378S0158 1	WHITE LED, B2T BIN	R2903	20_INCH_LCD


DRIVE STRONG HRESET AND BYPASS TO CPU




SMU SUPPLEMENTAL (2)
 SYNC_MASTER=FINO-M23 SYNC_DATE=11/15/2005

R2930, R2931, J2904 SHOULD BE MOVED BACK TO THE DEVELOPMENT BOM POST-RAMP


SMU TO NB SUSPEND_REQ
SAME AS Q63




MISC. SMU BUFFERS
SAME AS (Q63).




NB SUSPEND_ACK_L LEVEL 2.5V TO 3.3V LEVEL SHIFTER




SMU JTAG TCK TO CPU (BACKUP PLAN)



LEVEL SHIFT SMU TMS TO CPU (BACKUP PLAN)



SYS_NORTH_RESET FROM SMU TO NB_PU_RST




SHARE SMU JTAG TCK WITH CPU AND NB (PRIMARY PLAN)
SHARE SMU JTAG TDI WITH CPU AND NB (PRIMARY PLAN)
NOTE: WE WENT WITH BACKUP PLAN, PRIMARY REMOVED
TO AVOID STUBS


NB JTAG IS A DEVELOPMENT ONLY FEATURE
PLACE 0-OHM R3030 AND R3031 TO AVOID STUBS
R3030, R3031, C3031, U3031, R3032, R3033 SHOULD MOVE TO DEVELOPMENT BOM POST RAMP

PCB: PLACE U3030 AND U3031 NEAR CPU AND KODIAK.
PCB: PLACE 33 OHM RES NEAR U3030/31 PART.


SHARE CPU AND NB JTAG TDO WITH SMU



SMU JTAG TDI TO CPU (BACKUP PLAN)




PULLDOWNS TO BUFFERS/LOGIC GATES



SMU SUPPLEMENTAL (3)
SYNC_MASTER=FINO-M23
SYNC_DATE=09/20/2005

LEVEL SHIFT TDO FROM CPU TO MUX




PCB: PLACE R3050, Q3050, R3051 NEAR CPU. PLACE Q3021, R3052 NEAR SMU.

SMU ALIASES


ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
Q63 NC'S THESE AS IT USES A SAT.		CPU_SENSE_I0 P0.0	
		CPU_SENSE_V0 P0.1	
		CPU_TEMP0 P0.2	
		CPU_BYPASS P0.3	
M23/M33 DOESN'T HAVE THOSE FANS.	NC_SMU_FAN_RPM3	FAN_CNTRL0_4 P0.4	SMU_FAN_RPM3 28
	NC_SMU_FAN_RPM4	FAN_CNTRL0_5 P0.5	SMU_FAN_RPM4 28
	NC_SMU_FAN_RPM5	FAN_CNTRL0_6 P0.6	SMU_FAN_RPM5 28
Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE.	NC_SMU_SER_SEL	SMU_SCTL_SEL P0.7	SMU_SER_SEL 28
M23/M33 DOESN'T USE P1.0 NC ON PG 7.		CPU_SENSE_I1 P1.0	
		CPU_SENSE_V1 P1.1	
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.		CPU_TEMP1 P1.2	
		PS1_3 P1.3	
M23/M33 DOESN'T USE P1.4. NC ON PG 7.		PS1_4 P1.4	
		POWERFAIL* P1.5	
CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE.	NC_SMU_CPU_VID_LE0	CPU_VID_LE0 P1.6	SMU_FAN_TACH9 28
CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR?	NC_SYS_DOOR_AJAR_L	DOOR_AJAR* P1.7	SYS_DOOR_AJAR_L 28
CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE.	NC_SMU_CPU_VID_LE1	CPU_VID_LE1 P2.0	SMU_FAN_TACH6 28
M23/M33 DOESN'T HAVE THIS FAN.	NC_SMU_FAN_TACH7	FAN_TACH2_1 P2.1	SMU_FAN_TACH7 28
		FAN_TACH2_2 P2.2	
		FAN_TACH2_3 P2.3	
		FAN_TACH2_4 P2.4	
		FAN_TACH2_5 P2.5	
M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7.	NC_SMU_FAN_TACH3	FAN_TACH2_6 P2.6	SMU_FAN_TACH3 28
M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.	NC_SMU_FAN_TACH4	FAN_TACH2_7 P2.7	SMU_FAN_TACH4 28
	NC_SMU_FAN_TACH5	FAN_CNTRL7_3 P7.3	SMU_FAN_TACH5 28
M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.	I2C_SMU_A_SDA	IIC_A_DAT P3.0	I2C_SMU_A_SDA_IN 28
	I2C_SMU_A_SCL	IIC_A_CLK P3.1	I2C_SMU_A_SDA_OUT_L 28
	SMU_JTAG_TDI	TDI P3.2	I2C_SMU_A_SCL_IN 28
	SMU_JTAG_TCK	TCK P3.3	I2C_SMU_A_SCL_OUT_L 28
		IIC_E_DAT P3.4	
		IIC_E_CLK P3.5	
		DIAG_LED P3.6	
		OVERTEMP* P3.7	
		CPU_VID[0] P6.0	
		CPU_VID[1] P6.1	
		CPU_VID[2] P6.2	
		CPU_VID[3] P6.3	
		CPU_VID[4] P6.4	
		CPU_VID[5] P6.5	
		DEBUG_RXD P6.6	
		DEBUG_TXD P6.7	
		IIC_B_DAT P7.0	
		IIC_B_CLK P7.1	
Q63 USE OF P7.2 IS PWM FAN	SMU_CPU_NB_SEL	CPU_TMS P7.2	I2C_SMU_CPU_SDA_IN 28
		FAN_CNTRL7_3 P7.3	
M23/M33 DOESN'T HAVE THIS FAN (P7.4)	NC_I2C_SMU_CPU_SCL_IN	FAN_CNTRL7_4 P7.4	I2C_SMU_CPU_SCL_IN 28
M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.		FAN_CNTRL7_5 P7.5	
		VDNAP2 P7.6	
		FAN_CNTRL7_7 P7.7	
		SYSTEM_LED P8.0	
		NB_RESET* P8.1	
		PME* P8.2	
M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.	SB_VDNAP0	VDNAP0 P8.3	SB_CPU_VDNAP0_OR_QREQ_OR_SPDIF 28
		SLEWING* P8.4	
	SMU_JTAG_TMS	NB_TMS P8.5	I2C_SMU_CPU_SDA_OUT_L 28
		POWERUP* P8.6	
		SLEEP P8.7	
		CLK_RESET* P9.0	
Q63 USE OF P9.1 IS TACH 8.	CPU_HRESET	CPU_HRESET P9.1	SMU_FAN_TACH8 28
		SMU_DOORBELL* P9.2	
		STOP_XTAL* P9.3	
		PS9_5 P9.5	
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.		PS9_6 P9.6	
M23/M33 HAS NO SLOTS.	NC_SLOT_TOTAL_PWR	SLOT_TOTAL_PWR P9.7	SYS_SLOT_PWR 28
		VDNAP1 P10.0	
		IO_RESET* P10.1	
		SUSPEND_ACK* P10.2	
		SUSPEND_IO_ACK* P10.3	
		SUSPEND_REQ* P10.4	
		PWR_BUTTON* P10.5	
		RST_BUTTON* P10.6	
	SMU_JTAG_TDO	TDO P10.7	I2C_SMU_CPU_SCL_OUT_L 28




SMU SUPPLEMENTAL (4)
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

FAN 0



FAN 1




Fan 0, 1 & System Temp


SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

051-6863 H
32 154

FAN 2




HD TEMP SENSOR




NOTE: BROKE SYNC ON THIS PAGE TO ALLOW EMC CAPS ON M23 ONLY


ODD TEMP SENSOR




SMU AND NB I2C A BUS




SMU I2C E BUS




NB I2C B BUS




SB I2C BUS



SMU I2C B BUS



NB I2C C BUS



I2C Connections

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

Q63 APPLICATION IS PP1V5 PWRON

Q63 APPLICATION IS PP1V5 PWRON

ARRCS

ARRON




=PPV_EI_NB 7 41 42 54

56 42 41 7 =PPV_EI_NB

KODIAK

U1900 BGA


KODIAK-ASIC-040812



KODIAK EI PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

051-6863 H

41 154



KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU

PLEASE HAVE THE KODIAK TEAM REVIEW

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

Q63 APPLICATION IS PP1V5 PWRON

Q63 CONNECTS THIS TO KODIAK CORE

CPU_CHKSTOP_L IS SHARED BY BOTH CPUS



PULL DOWN QREQS TO NB

KODIAK EI A


SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

051-6863 H

42 154



OREQ_L AND SUSPENDREQ_L AND HACK
SAME AS Q45



CPU EI AND IO
SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU PLEASE HAVE THE KODIAK TEAM REVIEW

EI OUTPUT TO CPU B


56	EI_NB_TO_CPU_B_CLK_P	AT08
56	EI_NB_TO_CPU_B_CLK_N	AR08
56	EI_NB_TO_CPU_B_AD<0>	AM12
56	EI_NB_TO_CPU_B_AD<1>	AM12
56	EI_NB_TO_CPU_B_AD<2>	AL12
56	EI_NB_TO_CPU_B_AD<3>	AK12
56	EI_NB_TO_CPU_B_AD<4>	AP11
56	EI_NB_TO_CPU_B_AD<5>	AL11
56	EI_NB_TO_CPU_B_AD<6>	AP12
56	EI_NB_TO_CPU_B_AD<7>	AR12
56	EI_NB_TO_CPU_B_AD<8>	AP12
56	EI_NB_TO_CPU_B_AD<9>	AM12
56	EI_NB_TO_CPU_B_AD<10>	AG12
56	EI_NB_TO_CPU_B_AD<11>	AH13
56	EI_NB_TO_CPU_B_AD<12>	AJ12
56	EI_NB_TO_CPU_B_AD<13>	AG14
56	EI_NB_TO_CPU_B_AD<14>	AM10
56	EI_NB_TO_CPU_B_AD<15>	AL10
56	EI_NB_TO_CPU_B_AD<16>	AM10
56	EI_NB_TO_CPU_B_AD<17>	AP10
56	EI_NB_TO_CPU_B_AD<18>	AR10
56	EI_NB_TO_CPU_B_AD<19>	AT10
56	EI_NB_TO_CPU_B_AD<20>	AK10
56	EI_NB_TO_CPU_B_AD<21>	AJ10
56	EI_NB_TO_CPU_B_AD<22>	AM08
56	EI_NB_TO_CPU_B_AD<23>	AM08
56	EI_NB_TO_CPU_B_AD<24>	AL08
56	EI_NB_TO_CPU_B_AD<25>	AP07
56	EI_NB_TO_CPU_B_AD<26>	AT06
56	EI_NB_TO_CPU_B_AD<27>	AR06
56	EI_NB_TO_CPU_B_AD<28>	AP08
56	EI_NB_TO_CPU_B_AD<29>	AT04
56	EI_NB_TO_CPU_B_AD<30>	AR04
56	EI_NB_TO_CPU_B_AD<31>	AP05
56	EI_NB_TO_CPU_B_AD<32>	AM06
56	EI_NB_TO_CPU_B_AD<33>	AM06
56	EI_NB_TO_CPU_B_AD<34>	AP06
56	EI_NB_TO_CPU_B_AD<35>	AP04
56	EI_NB_TO_CPU_B_AD<36>	AM03
56	EI_NB_TO_CPU_B_AD<37>	AM01
56	EI_NB_TO_CPU_B_AD<38>	AL06
56	EI_NB_TO_CPU_B_AD<39>	AL05
56	EI_NB_TO_CPU_B_AD<40>	AL04
56	EI_NB_TO_CPU_B_AD<41>	AL03
56	EI_NB_TO_CPU_B_AD<42>	AM02
56	EI_NB_TO_CPU_B_AD<43>	AM03

U1900
BGA


KODIAK-ASTIC-040812

56	EI_NB_TO_CPU_B_SR_P<0>	AP09
56	EI_NB_TO_CPU_B_SR_N<0>	AL09
56	EI_NB_TO_CPU_B_SR_P<1>	AR02
56	EI_NB_TO_CPU_B_SR_N<1>	AP03
56	CPU_B0_QACK_L	AP14
56	CPU_B1_QACK_L	AC11
56	NB_CPU_B0_INT_L	N11
56	NB_CPU_B1_INT_L	U11
9	TP_NB_APSYNC	AH11
56	NB_B_TRIGGER_OUT	AK08

WIRE TP_NB_APSYNC TO A TEST POINT



56	NB_CPU_B0_INT_L	P3MM SPACING	44
56	NB_CPU_B1_INT_L	P3MM SPACING	44




AP20	EI_CPU_B_TO_NB_AD<0>	56
AN20	EI_CPU_B_TO_NB_AD<1>	46
AR20	EI_CPU_B_TO_NB_AD<2>	46
AT20	EI_CPU_B_TO_NB_AD<3>	46
AL19	EI_CPU_B_TO_NB_AD<4>	46
AP19	EI_CPU_B_TO_NB_AD<5>	46
AM20	EI_CPU_B_TO_NB_AD<6>	46
AM18	EI_CPU_B_TO_NB_AD<7>	46
AL18	EI_CPU_B_TO_NB_AD<8>	46
AM18	EI_CPU_B_TO_NB_AD<9>	46
AP18	EI_CPU_B_TO_NB_AD<10>	46
AR18	EI_CPU_B_TO_NB_AD<11>	46
AT18	EI_CPU_B_TO_NB_AD<12>	46
AK18	EI_CPU_B_TO_NB_AD<13>	46
AP17	EI_CPU_B_TO_NB_AD<14>	46
AL17	EI_CPU_B_TO_NB_AD<15>	46
AH20	EI_CPU_B_TO_NB_AD<16>	46
AJ20	EI_CPU_B_TO_NB_AD<17>	46
AK20	EI_CPU_B_TO_NB_AD<18>	46
AH19	EI_CPU_B_TO_NB_AD<19>	46
AG20	EI_CPU_B_TO_NB_AD<20>	46
AL20	EI_CPU_B_TO_NB_AD<21>	46
AM16	EI_CPU_B_TO_NB_AD<22>	46
AL16	EI_CPU_B_TO_NB_AD<23>	46
AL16	EI_CPU_B_TO_NB_AD<24>	46
AK16	EI_CPU_B_TO_NB_AD<25>	46
AP15	EI_CPU_B_TO_NB_AD<26>	46
AL15	EI_CPU_B_TO_NB_AD<27>	46
AP16	EI_CPU_B_TO_NB_AD<28>	46
AM14	EI_CPU_B_TO_NB_AD<29>	46
AL14	EI_CPU_B_TO_NB_AD<30>	46
AM14	EI_CPU_B_TO_NB_AD<31>	46
AP14	EI_CPU_B_TO_NB_AD<32>	46
AR14	EI_CPU_B_TO_NB_AD<33>	46
AT14	EI_CPU_B_TO_NB_AD<34>	46
AK14	EI_CPU_B_TO_NB_AD<35>	46
AP13	EI_CPU_B_TO_NB_AD<36>	46
AL13	EI_CPU_B_TO_NB_AD<37>	46
AG16	EI_CPU_B_TO_NB_AD<38>	46
AH15	EI_CPU_B_TO_NB_AD<39>	46
AJ14	EI_CPU_B_TO_NB_AD<40>	46
AH14	EI_CPU_B_TO_NB_AD<41>	46
AH16	EI_CPU_B_TO_NB_AD<42>	46
AH17	EI_CPU_B_TO_NB_AD<43>	46


KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

WE MAY NEED A DIFFERENT ELECTRICAL_CONSTRAINT_SET FOR CPU_A AND CPU_B.


EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33



PULL DOWN QREQS TO NB



KODIAK EI B
SYNC_MASTER=Q63 SYNC_DATE=08/26/2005



NOTES

JTAG DRIVEN ON SMU PG 30
 QREQ PULLDOWNS ON Q63 SHARED PAGE
 RSET DRIVEN ON PG 56
 INT DRIVEN BY KODIAK
 R4739 REQUIRED TO ACCESS THE RINGS


4.7K RESISTORS FOR MANUFACTURING-TEST-TYPE PULLUPS OR PULLDOWNS.
 1K RESISTORS FOR IMPORTANT USE OR STRAPPING OPTIONS.

>= 1.8 GHZ *

SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.					
TABLE_5_ITEM					
*	116S0066	1	RES,1K OHM,1/16W,5%,0402	R4734	EI_3T01 SYSCLK * 12
	116S0066	1	RES,1K OHM,1/16W,5%,0402	R4718	EI_2T01 SYSCLK * 8
SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.					
TABLE_5_ITEM					
	116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4728	EI_2T01 PROC / 2
*	116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4712	EI_3T01 PROC / 3
	116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4728	NOSTUFF PROC / 4
	116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4712	NOSTUFF PROC / 6
	116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4728	NOSTUFF PROC / 8
	116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4712	NOSTUFF PROC / 12
	116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4728	NOSTUFF PROC / 16
	116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF PROC / 16
SELECT ELASTIC MODE OR BYPASS.					
TABLE_5_ITEM					
*	116S0066	1	RES,1K OHM,1/16W,5%,0402	R4736	
	116S0066	1	RES,1K OHM,1/16W,5%,0402	R4720	NOSTUFF BYPASS MODE
SELECT PLL FREQUENCY RANGE.					
TABLE_5_ITEM					
	116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4732	CPU_PLL_LOW
	116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4716	CPU_PLL_HIGH
	116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4732	CPU_PLL_MEDIUM
	116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4716	NOSTUFF RESERVED
TABLE_5_ITEM					
	116S0066	1	RES,1K OHM,1/16W,5%,0402	R4722	AVPRESET OFF
	116S0066	1	RES,1K OHM,1/16W,5%,0402	R4738	NOSTUFF AVPRESET ON


* STUFF THESE ON M23.

PROCESSOR BUS CONFIGURATION



CPU STRAPS

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005




GND

PROC DECOUPLING

SYNC_MASTER=FINO-M23


SYNC_DATE=08/26/2005



CPU VCORE MORE BYPASS
SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005


051-6863 H
52 154

PROCESSOR AVDD VREG




CPU AVDD VREG
 SYNC_MASTER=FINO-M23 SYNC_DATE=10/07/2005


PROCESSOR TEMP SENSE (TDIODE EXCITATION CIRCUIT AND OPAMP)



PROCESSOR VCORE VOLTAGE SENSE




2.5V PRECISION VOLTAGE REFERENCE SOURCE




PHYSICAL CONSTRAINTS

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
TD0_<1..4>	0.25 MM	0.25 MM
PP12V_CPU_R	0.60 MM	0.25 MM
TD0_CURRENT	0.25 MM	0.25 MM
TD0_BUFFERED	0.25 MM	0.25 MM
KP_V<1..2>	0.25 MM	0.25 MM
CPU_SENSE_KP_V	0.25 MM	0.25 MM
PP3V3_OPAMP	0.60 MM	0.25 MM
INA138_OUT	0.25 MM	0.25 MM
CPU_SENSE_I_R	0.25 MM	0.25 MM
CPU_SENSE_V	0.25 MM	0.25 MM
CPU_TEMP	0.25 MM	0.20 MM
CPU_TEMP_R	0.25 MM	0.20 MM
AVDDVC_NOISE	0.25 MM	0.20 MM
AVDDVB_CONT	0.25 MM	0.20 MM
PP12V_CPU_R	0.60 MM	0.25 MM
DAGND	0.60 MM	0.25 MM

FMAX CONNECTOR



PROCESSOR VCORE CURRENT SENSE (USING 12V INPUT CURRENT TO DERIVE CPU CURRENT)



T, V, I SENSORS

SYNC_MASTER=FINO-M23 SYNC_DATE=08/29/2005

CONNECT PULSAR CLKS TO CPU/NB

```

56 43 9 EI_CPU_SYSCLK_P == EI_CPU_A_SYSCLK_P 26
56 43 9 EI_CPU_SYSCLK_N MAKE_BASE=TRUE == EI_CPU_A_SYSCLK_N 26
56 43 9 EI_CPU_APSYNC MAKE_BASE=TRUE == CPU_A_APSYNC 26
56 43 9 EI_CPU_TREN_CLK MAKE_BASE=TRUE == CPU_A_TREN_CLK_US 26
56 43 9 EI_NB_APSYNC MAKE_BASE=TRUE == NB_APSYNC 26

```

CONNECT KODIAK EI A TO/FROM CPU

```

56 43 9 EI_NB_TO_CPU_CLK_P == EI_NB_TO_CPU_A_CLK_P 42
56 43 9 EI_NB_TO_CPU_CLK_N MAKE_BASE=TRUE == EI_NB_TO_CPU_A_CLK_N 42
56 43 9 EI_NB_TO_CPU_AD<0..43> MAKE_BASE=TRUE == EI_NB_TO_CPU_A_AD<0..43> 42
56 43 9 EI_NB_TO_CPU_SR_P<0..1> MAKE_BASE=TRUE == EI_NB_TO_CPU_A_SR_P<0..1> 42
56 43 9 EI_NB_TO_CPU_SR_N<0..1> MAKE_BASE=TRUE == EI_NB_TO_CPU_A_SR_N<0..1> 42

```

CONNECT CPU TO NB CLK P

```

56 43 9 EI_CPU_TO_NB_CLK_P == EI_CPU_A_TO_NB_CLK_P 42
56 43 9 EI_CPU_TO_NB_CLK_N MAKE_BASE=TRUE == EI_CPU_A_TO_NB_CLK_N 42
56 43 9 EI_CPU_TO_NB_AD<0..43> MAKE_BASE=TRUE == EI_CPU_A_TO_NB_AD<0..43> 42
56 43 9 EI_CPU_TO_NB_SR_P<0..1> MAKE_BASE=TRUE == EI_CPU_A_TO_NB_SR_P<0..1> 42
56 43 9 EI_CPU_TO_NB_SR_N<0..1> MAKE_BASE=TRUE == EI_CPU_A_TO_NB_SR_N<0..1> 42

```

CONNECT CPU TO KODIAK QREQ A0

```

43 CPU_TO_NB_QREQ_L == CPU_A0_TO_NB_QREQ_L 42

```

CONNECT CPU TO KODIAK QACK A0, NC OTHERWISE

```

43 CPU_QACK_L == CPU_A0_QACK_L 42
43 NC_CPU_A1_QACK_L MAKE_BASE=TRUE == CPU_A1_QACK_L 42
43 NC_CPU_B0_QACK_L MAKE_BASE=TRUE == CPU_B0_QACK_L 44
43 NC_CPU_B1_QACK_L MAKE_BASE=TRUE == CPU_B1_QACK_L 44

```

CONNECT CPU TO KODIAK/SHASTA INT A0, NC OTHERWISE

```

43 CPU_INT_L == CPU_A0_INT_R_L 24 56
43 NC_NB_CPU_A1_INT_L MAKE_BASE=TRUE == NB_CPU_A1_INT_L 42
43 NC_NB_CPU_B0_INT_L MAKE_BASE=TRUE == NB_CPU_B0_INT_L 44
43 NC_NB_CPU_B1_INT_L MAKE_BASE=TRUE == NB_CPU_B1_INT_L 44

```

CONNECT CPU TO SHASTA SRESET A0, NC OTHERWISE

```

CPU_SRESET_L_R == SB_CPU_A0_SRESET_L 24 56
NOTUSED_CPU_A1_SRESET_L MAKE_BASE=TRUE == SB_CPU_A1_SRESET_L 24 56
NOTUSED_CPU_B0_SRESET_L MAKE_BASE=TRUE == SB_CPU_B0_SRESET_L 24 56
NOTUSED_CPU_B1_SRESET_L MAKE_BASE=TRUE == SB_CPU_B1_SRESET_L 24 56

```

WIRE OUT KODIAK AND CPU SIGNALS FOR TP'S


```

9 TP_NB_B_TRIGGER_OUT == NB_B_TRIGGER_OUT 44
9 TP_NB_A_TRIGGER_OUT MAKE_BASE=TRUE == NB_A_TRIGGER_OUT 42
9 TP_CPU_APSYNCOUT MAKE_BASE=TRUE == CPU_APSYNCOUT 43
9 TP_CPU_TRIGGER_IN MAKE_BASE=TRUE == CPU_TRIGGER_IN 43 47
9 TP_CPU_TRIGGER_OUT MAKE_BASE=TRUE == CPU_TRIGGER_OUT 43
9 NC_PSRO MAKE_BASE=TRUE == CPU_PSRO 43
9 NC_PSRO_ENABLE MAKE_BASE=TRUE == CPU_PSRO_ENABLE 43
9 TP_CPU_ATTENTION MAKE_BASE=TRUE == CPU_ATTENTION 43
9 NC_CPU_AFN MAKE_BASE=TRUE == CPU_AFN 43

```

REMEMBER TO UPDATE NO_TEST PROPERTIES ON PG 6

CPU CHKSTOP OR MCP TO NB



EI BUS AND SYSCLK CONSTRAINT LABELS

	ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
56 43 9 EI_CPU_TO_NB_CLK_P	EICNCLK	EI_CPU_TO_NB_CLK	EI_CPU_TO_NB_CLK	EI_CPU_TO_NB_CLK
56 43 9 EI_CPU_TO_NB_CLK_N	EICNCLK	EI_CPU_TO_NB_CLK	EI_CPU_TO_NB_CLK	EI_CPU_TO_NB_CLK
56 43 9 EI_CPU_TO_NB_AD<0..21>	EICNCAD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD
56 43 9 EI_CPU_TO_NB_SR_P<0..1>	EICNCSR	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD
56 43 9 EI_CPU_TO_NB_SR_N<0..1>	EICNCSR	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD
56 43 9 EI_NB_TO_CPU_CLK_P	EINCCLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK
56 43 9 EI_NB_TO_CPU_CLK_N	EINCCLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK
56 43 9 EI_NB_TO_CPU_AD<0..43>	EINCCAD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD
56 43 9 EI_NB_TO_CPU_SR_P<0..1>	EINCCAD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD
56 43 9 EI_NB_TO_CPU_SR_N<0..1>	EINCCAD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD
56 43 9 EI_NB_APSYNC	EIPNAPSNC	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD
56 43 9 EI_CPU_APSYNC	EIPCAPSNC	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD
56 43 9 EI_CPU_SYSCLK_P	EIPCSYSCLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_CPU_SYSCLK
56 43 9 EI_CPU_SYSCLK_N	EIPCSYSCLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_CPU_SYSCLK
56 43 9 EI_NB_SYSCLK_P	EIPNSYSCLK_P	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_NB_SYSCLK
42 26 EI_NB_SYSCLK_N	EIPNSYSCLK_N	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_NB_SYSCLK
56 43 9 EI_CPU_TO_NB_AD<22>	EICNCAD_PP	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD
56 43 9 EI_CPU_TO_NB_AD<23..43>	EICNCAD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD

NC KODIAK EI B OUTPUT PORT

```

6 NC_EI_NB_TO_CPU_B_CLK_P == EI_NB_TO_CPU_B_CLK_P 44
6 NC_EI_NB_TO_CPU_B_CLK_N MAKE_BASE=TRUE == EI_NB_TO_CPU_B_CLK_N 44
6 NC_EI_NB_TO_CPU_B_AD<0..43> MAKE_BASE=TRUE == EI_NB_TO_CPU_B_AD<0..43> 44
6 NC_EI_NB_TO_CPU_B_SR_P<0..1> MAKE_BASE=TRUE == EI_NB_TO_CPU_B_SR_P<0..1> 44
6 NC_EI_NB_TO_CPU_B_SR_N<0..1> MAKE_BASE=TRUE == EI_NB_TO_CPU_B_SR_N<0..1> 44

```


NC KODIAK EI B INPUT PORT

```

6 NC_EI_CPU_B_TO_NB_CLK_P == EI_CPU_B_TO_NB_CLK_P 44
6 NC_EI_CPU_B_TO_NB_CLK_N MAKE_BASE=TRUE == EI_CPU_B_TO_NB_CLK_N 44
6 NC_EI_CPU_B_TO_NB_AD<0..43> MAKE_BASE=TRUE == EI_CPU_B_TO_NB_AD<0..43> 44
6 NC_EI_CPU_B_TO_NB_SR_P<0..1> MAKE_BASE=TRUE == EI_CPU_B_TO_NB_SR_P<0..1> 44
6 NC_EI_CPU_B_TO_NB_SR_N<0..1> MAKE_BASE=TRUE == EI_CPU_B_TO_NB_SR_N<0..1> 44


```

PULLUPS FOR SRESET'S FROM SHASTA




SRESET LEVEL-TRANSLATOR AND TWO-WAY GLITCH PROTECT

BUFFER LEVEL-SHIFTS SHASTA'S 3.3V PUSH-PULL SIGNAL TO CPU FOR FAST RISE/FALL TRANSITIONS. BUFFER HIGH-Z'S OUTPUT WHEN PROC VCORE NOT POWERED BUT OVDD IS, TO PROTECT OVDD-LEVEL OUTPUT FROM CPU SRESET PIN.



CPU ALIASES & MISC

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005



Q63: SEE P.20 FOR MORE DECOUPLING CAPS FOR THESE PINS.

KODIAK NBMEM PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

KODIAK		U1900	
67 61	RAM_DQ<64>	F32	AP31 RAM_DQ<0>
67 61	RAM_DQ<65>	T36	AP32 RAM_DQ<1>
67 61	RAM_DQ<66>	U31	AN32 RAM_DQ<2>
67 61	RAM_DQ<67>	P31	AM30 RAM_DQ<3>
67 61	RAM_DQ<68>	T30	AN30 RAM_DQ<4>
67 61	RAM_DQ<69>	T29	AP30 RAM_DQ<5>
67 61	RAM_DQ<70>	T28	AR30 RAM_DQ<6>
67 61	RAM_DQ<71>	W28	AM32 RAM_DQ<7>
67 61	RAM_DQ<72>	P34	AM36 RAM_DQ<8>
67 61	RAM_DQ<73>	T34	AK31 RAM_DQ<9>
67 61	RAM_DQ<74>	P33	AL34 RAM_DQ<10>
67 61	RAM_DQ<75>	T35	AT34 RAM_DQ<11>
67 61	RAM_DQ<76>	P35	AR34 RAM_DQ<12>
67 61	RAM_DQ<77>	P36	AN34 RAM_DQ<13>
67 61	RAM_DQ<78>	R31	AM33 RAM_DQ<14>
67 61	RAM_DQ<79>	T31	AM34 RAM_DQ<15>
67 61	RAM_DQ<80>	K36	AH31 RAM_DQ<16>
67 61	RAM_DQ<81>	M34	AK34 RAM_DQ<17>
67 61	RAM_DQ<82>	K35	AH32 RAM_DQ<18>
67 61	RAM_DQ<83>	N31	AK33 RAM_DQ<19>
67 61	RAM_DQ<84>	L31	AH30 RAM_DQ<20>
67 61	RAM_DQ<85>	L34	AH29 RAM_DQ<21>
67 61	RAM_DQ<86>	M31	AJ34 RAM_DQ<22>
67 61	RAM_DQ<87>	M33	AK32 RAM_DQ<23>
67 61	RAM_DQ<88>	M27	AE31 RAM_DQ<24>
67 61	RAM_DQ<89>	R28	AG34 RAM_DQ<25>
67 61	RAM_DQ<90>	U28	AE34 RAM_DQ<26>
67 61	RAM_DQ<91>	T27	AH36 RAM_DQ<27>
67 61	RAM_DQ<92>	N28	AF36 RAM_DQ<28>
67 61	RAM_DQ<93>	P29	AF35 RAM_DQ<29>
67 61	RAM_DQ<94>	P30	AF34 RAM_DQ<30>
67 61	RAM_DQ<95>	N34	AG31 RAM_DQ<31>
67 61	RAM_DQ<96>	G34	AF29 RAM_DQ<32>
67 61	RAM_DQ<97>	J31	AF30 RAM_DQ<33>
67 61	RAM_DQ<98>	G31	AD31 RAM_DQ<34>
67 61	RAM_DQ<99>	J34	AG28 RAM_DQ<35>
67 61	RAM_DQ<100>	H30	AD34 RAM_DQ<36>
67 61	RAM_DQ<101>	H36	AD35 RAM_DQ<37>
67 61	RAM_DQ<102>	H31	AH35 RAM_DQ<38>
67 61	RAM_DQ<103>	H34	AH34 RAM_DQ<39>
67 61	RAM_DQ<104>	B35	AB36 RAM_DQ<40>
67 61	RAM_DQ<105>	F31	AC34 RAM_DQ<41>
67 61	RAM_DQ<106>	C33	AA31 RAM_DQ<42>
67 61	RAM_DQ<107>	F34	AD36 RAM_DQ<43>
67 61	RAM_DQ<108>	C34	AB35 RAM_DQ<44>
67 61	RAM_DQ<109>	D34	AB34 RAM_DQ<45>
67 61	RAM_DQ<110>	D35	AB33 RAM_DQ<46>
67 61	RAM_DQ<111>	E34	AC31 RAM_DQ<47>
67 61	RAM_DQ<112>	D31	V32 RAM_DQ<48>
67 61	RAM_DQ<113>	E31	Y32 RAM_DQ<49>
67 61	RAM_DQ<114>	C31	V31 RAM_DQ<50>
67 61	RAM_DQ<115>	F30	Y33 RAM_DQ<51>
67 61	RAM_DQ<116>	A33	V33 RAM_DQ<52>
67 61	RAM_DQ<117>	B33	V34 RAM_DQ<53>
67 61	RAM_DQ<118>	C32	V35 RAM_DQ<54>
67 61	RAM_DQ<119>	C30	Y29 RAM_DQ<55>
67 61	RAM_DQ<120>	D27	V30 RAM_DQ<56>
67 61	RAM_DQ<121>	F29	Y34 RAM_DQ<57>
67 61	RAM_DQ<122>	E29	Y35 RAM_DQ<58>
67 61	RAM_DQ<123>	D29	U34 RAM_DQ<59>
67 61	RAM_DQ<124>	C29	AB28 RAM_DQ<60>
67 61	RAM_DQ<125>	B29	AB27 RAM_DQ<61>
67 61	RAM_DQ<126>	A29	W34 RAM_DQ<62>
67 61	RAM_DQ<127>	C28	AA28 RAM_DQ<63>
	F36	AB29	
	K31	AC28	
	K34	AF27	
	F35	AE28	
	M30	AD29	
	L28	AD30	
	K29	Y36	
	K30	AA34	

U1900

BGA

KODIAK-ASIC-040812


KODIAK		U1900	
62 61	RAM_CLKA_P	AR28	RAM_CLKA_P
62 61	RAM_CLKA_N	AT28	RAM_CLKA_N
		AL26	OUT
		AK26	OUT
68 67 61	RAM_CAS_L	AM24	RAM_CAS_L
68 67 61	RAM_RAS_L	AL24	RAM_RAS_L
68 67 61	RAM_WE_L	AP23	RAM_WE_L
68 67 61	RAM_BA<0>	AL22	RAM_BA<0>
68 67 61	RAM_BA<1>	AP28	RAM_BA<1>
68 67 61	RAM_BA<2>	AN28	RAM_BA<2>
68 67 61	RAM_A<0>	AN26	RAM_A<0>
68 67 61	RAM_A<1>	AP26	RAM_A<1>
68 67 61	RAM_A<2>	AR26	RAM_A<2>
68 67 61	RAM_A<3>	AT26	RAM_A<3>
68 67 61	RAM_A<4>	AM26	RAM_A<4>
68 67 61	RAM_A<5>	AL25	RAM_A<5>
68 67 61	RAM_A<6>	AP25	RAM_A<6>
68 67 61	RAM_A<7>	AH28	RAM_A<7>
68 67 61	RAM_A<8>	AL30	RAM_A<8>
68 67 61	RAM_A<9>	AR22	RAM_A<9>
68 67 61	RAM_A<10>	AJ28	RAM_A<10>
68 67 61	RAM_A<11>	AH27	RAM_A<11>
68 67 61	RAM_A<12>	AH26	RAM_A<12>
68 67 61	RAM_A<13>	AH25	RAM_A<13>
68 67 61	RAM_A<14>	AJ26	RAM_A<14>
68 67 61	RAM_A<15>	AK24	RAM_A<15>
		AF22	
68 61	RAM_DQS_P<0>	AR32	RAM_DQS_P<0>
68 61	RAM_DQS_N<0>	AT32	RAM_DQS_N<0>
68 61	RAM_DQS_P<1>	AP35	RAM_DQS_P<1>
68 61	RAM_DQS_N<1>	AP36	RAM_DQS_N<1>
68 61	RAM_DQS_P<2>	AK35	RAM_DQS_P<2>
68 61	RAM_DQS_N<2>	AK36	RAM_DQS_N<2>
68 61	RAM_DQS_P<3>	AP33	RAM_DQS_P<3>
68 61	RAM_DQS_N<3>	AP32	RAM_DQS_N<3>
68 61	RAM_DQS_P<4>	AD33	RAM_DQS_P<4>
68 61	RAM_DQS_N<4>	AD32	RAM_DQS_N<4>
68 61	RAM_DQS_P<5>	AB30	RAM_DQS_P<5>
68 61	RAM_DQS_N<5>	AB31	RAM_DQS_N<5>
68 61	RAM_DQS_P<6>	Y31	RAM_DQS_P<6>
68 61	RAM_DQS_N<6>	Y30	RAM_DQS_N<6>
68 61	RAM_DQS_P<7>	Y27	RAM_DQS_P<7>
68 61	RAM_DQS_N<7>	Y28	RAM_DQS_N<7>
67 61	RAM_DQS_P<8>	V28	RAM_DQS_P<8>
67 61	RAM_DQS_N<8>	V27	RAM_DQS_N<8>
67 61	RAM_DQS_P<9>	T33	RAM_DQS_P<9>
67 61	RAM_DQS_N<9>	T32	RAM_DQS_N<9>
67 61	RAM_DQS_P<10>	M36	RAM_DQS_P<10>
67 61	RAM_DQS_N<10>	M35	RAM_DQS_N<10>
67 61	RAM_DQS_P<11>	P27	RAM_DQS_P<11>
67 61	RAM_DQS_N<11>	P28	RAM_DQS_N<11>
67 61	RAM_DQS_P<12>	H33	RAM_DQS_P<12>
67 61	RAM_DQS_N<12>	H32	RAM_DQS_N<12>
67 61	RAM_DQS_P<13>	F33	RAM_DQS_P<13>
67 61	RAM_DQS_N<13>	F32	RAM_DQS_N<13>
67 61	RAM_DQS_P<14>	A31	RAM_DQS_P<14>
67 61	RAM_DQS_N<14>	B31	RAM_DQS_N<14>
67 61	RAM_DQS_P<15>	B27	RAM_DQS_P<15>
67 61	RAM_DQS_N<15>	A27	RAM_DQS_N<15>
		AD27	
		AD28	
		K32	
		K33	

U1900


KODIAK-ASIC-040812

Kodiak 128bit CS/CKE/ODT mapping (Q63 style)					
DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	1	0	onboard DRAM	0:63
A1	1	1	0	*unused*	0:63
B2	2	0	4	J6700 rank 1	64:127
B3	3	1	4	J6700 rank 2	64:127
C4	4	3	1	*unused*	0:63
D6	10	2	5	*unused*	64:127
D7	11	3	5	*unused*	64:127
E8	4	4	2	*unused*	0:63
E9	5	5	2	*unused*	0:63
F10	12	4	6	*unused*	64:127
F11	13	5	6	*unused*	64:127
G13	5	5	3	*unused*	0:63
H14	14	6	7	*unused*	64:127
H15	15	7	7	*unused*	64:127

Kodiak 128bit CS/CKE/ODT mapping (v1.1 only)					
DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	0	0	onboard DRAM	0:63
A1	1	1	1	*unused*	0:63
B3	5	5	2	J6700 rank 1	64:127
B3	5	5	2	J6700 rank 2	64:127
C5	3	3	1	*unused*	0:63
D6	6	6	3	*unused*	64:127
D7	6	6	3	*unused*	64:127










DQ/DQS OKAY TO TIE TO GROUND FOR THERMALS



Kodiak Memory Dq/Ctl
SYNC_MASTER=F1NO-M23
SYNC_DATE=08/26/2005


ALL R PACKS ARE 1/16W 5%



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
RAM_KODIAK_CLK_EC	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP	4200
RAM_DIMM_A_CLK_P0	RAM_CLK	RAM_CLK	RAM_DIMM_CLK0_DP	4200
RAM_DIMM_A_CLK_N0	RAM_CLK	RAM_CLK	RAM_DIMM_CLK0_DP	4200
RAM_DIMM_A_CLK_P1	RAM_CLK	RAM_CLK	RAM_DIMM_CLK1_DP	4200
RAM_DIMM_A_CLK_N1	RAM_CLK	RAM_CLK	RAM_DIMM_CLK1_DP	4200
RAM_DIMM_A_CLK_P2	RAM_CLK	RAM_CLK	RAM_DIMM_CLK2_DP	4200
RAM_DIMM_A_CLK_N2	RAM_CLK	RAM_CLK	RAM_DIMM_CLK2_DP	4200
RAM_ONBOARD_CLK_P0_1	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK0_DP	4200
RAM_ONBOARD_CLK_N0_1	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK0_DP	4200
RAM_ONBOARD_CLK_P2_3	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK2_DP	4200
RAM_ONBOARD_CLK_N2_3	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK2_DP	4200
RAM_ONBOARD_CLK_P4_5	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK4_DP	4200
RAM_ONBOARD_CLK_N4_5	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK4_DP	4200
RAM_ONBOARD_CLK_P6_7	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK6_DP	4200
RAM_ONBOARD_CLK_N6_7	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK6_DP	4200
RAM_CLK_FBIN_P	RAM_CLK	RAM_CLK	RAM_FBIN_CLK_DP	4200
RAM_CLK_FBIN_N	RAM_CLK	RAM_CLK	RAM_FBIN_CLK_DP	4200
RAM_CLK_FROUT_P	RAM_CLK	RAM_CLK	RAM_FROUT_CLK_DP	4200
RAM_CLK_FROUT_N	RAM_CLK	RAM_CLK	RAM_FROUT_CLK_DP	4200
RAM_DQ<7..0>	RAM_DQS	RAM_DQS	RAM_DQS_0_DP	4200
RAM_DQS_P<0>	RAM_DQS	RAM_DQS	RAM_DQS_0_DP	4200
RAM_DQS_N<0>	RAM_DQS	RAM_DQS	RAM_DQS_0_DP	4200
RAM_DQ<15..8>	RAM_DQS	RAM_DQS	RAM_DQS_1_DP	4200
RAM_DQS_P<1>	RAM_DQS	RAM_DQS	RAM_DQS_1_DP	4200
RAM_DQS_N<1>	RAM_DQS	RAM_DQS	RAM_DQS_1_DP	4200
RAM_DQ<23..16>	RAM_DQS	RAM_DQS	RAM_DQS_2_DP	4200
RAM_DQS_P<2>	RAM_DQS	RAM_DQS	RAM_DQS_2_DP	4200
RAM_DQS_N<2>	RAM_DQS	RAM_DQS	RAM_DQS_2_DP	4200
RAM_DQ<31..24>	RAM_DQS	RAM_DQS	RAM_DQS_3_DP	4200
RAM_DQS_P<3>	RAM_DQS	RAM_DQS	RAM_DQS_3_DP	4200
RAM_DQS_N<3>	RAM_DQS	RAM_DQS	RAM_DQS_3_DP	4200
RAM_DQ<39..32>	RAM_DQS	RAM_DQS	RAM_DQS_4_DP	4200
RAM_DQS_P<4>	RAM_DQS	RAM_DQS	RAM_DQS_4_DP	4200
RAM_DQS_N<4>	RAM_DQS	RAM_DQS	RAM_DQS_4_DP	4200
RAM_DQ<47..40>	RAM_DQS	RAM_DQS	RAM_DQS_5_DP	4200
RAM_DQS_P<5>	RAM_DQS	RAM_DQS	RAM_DQS_5_DP	4200
RAM_DQS_N<5>	RAM_DQS	RAM_DQS	RAM_DQS_5_DP	4200
RAM_DQ<55..48>	RAM_DQS	RAM_DQS	RAM_DQS_6_DP	4200
RAM_DQS_P<6>	RAM_DQS	RAM_DQS	RAM_DQS_6_DP	4200
RAM_DQS_N<6>	RAM_DQS	RAM_DQS	RAM_DQS_6_DP	4200
RAM_DQ<63..56>	RAM_DQS	RAM_DQS	RAM_DQS_7_DP	4200
RAM_DQS_P<7>	RAM_DQS	RAM_DQS	RAM_DQS_7_DP	4200
RAM_DQS_N<7>	RAM_DQS	RAM_DQS	RAM_DQS_7_DP	4200
RAM_DQ<71..64>	RAM_DQS	RAM_DQS	RAM_DQS_8_DP	4200
RAM_DQS_P<8>	RAM_DQS	RAM_DQS	RAM_DQS_8_DP	4200
RAM_DQS_N<8>	RAM_DQS	RAM_DQS	RAM_DQS_8_DP	4200
RAM_DQ<79..72>	RAM_DQS	RAM_DQS	RAM_DQS_9_DP	4200
RAM_DQS_P<9>	RAM_DQS	RAM_DQS	RAM_DQS_9_DP	4200
RAM_DQS_N<9>	RAM_DQS	RAM_DQS	RAM_DQS_9_DP	4200
RAM_DQ<87..80>	RAM_DQS	RAM_DQS	RAM_DQS_10_DP	4200
RAM_DQS_P<10>	RAM_DQS	RAM_DQS	RAM_DQS_10_DP	4200
RAM_DQS_N<10>	RAM_DQS	RAM_DQS	RAM_DQS_10_DP	4200
RAM_DQ<95..88>	RAM_DQS	RAM_DQS	RAM_DQS_11_DP	4200
RAM_DQS_P<11>	RAM_DQS	RAM_DQS	RAM_DQS_11_DP	4200
RAM_DQS_N<11>	RAM_DQS	RAM_DQS	RAM_DQS_11_DP	4200
RAM_DQ<103..96>	RAM_DQS	RAM_DQS	RAM_DQS_12_DP	4200
RAM_DQS_P<12>	RAM_DQS	RAM_DQS	RAM_DQS_12_DP	4200
RAM_DQS_N<12>	RAM_DQS	RAM_DQS	RAM_DQS_12_DP	4200
RAM_DQ<111..104>	RAM_DQS	RAM_DQS	RAM_DQS_13_DP	4200
RAM_DQS_P<13>	RAM_DQS	RAM_DQS	RAM_DQS_13_DP	4200
RAM_DQS_N<13>	RAM_DQS	RAM_DQS	RAM_DQS_13_DP	4200
RAM_DQ<119..112>	RAM_DQS	RAM_DQS	RAM_DQS_14_DP	4200
RAM_DQS_P<14>	RAM_DQS	RAM_DQS	RAM_DQS_14_DP	4200
RAM_DQS_N<14>	RAM_DQS	RAM_DQS	RAM_DQS_14_DP	4200
RAM_DQ<127..120>	RAM_DQS	RAM_DQS	RAM_DQS_15_DP	4200
RAM_DQS_P<15>	RAM_DQS	RAM_DQS	RAM_DQS_15_DP	4200
RAM_DQS_N<15>	RAM_DQS	RAM_DQS	RAM_DQS_15_DP	4200
RAM_DQ R<127..0>	RAM_DQS	RAM_DQS		4200
RAM_DQS_P R<15..0>	RAM_DQS	RAM_DQS		4200
RAM_DQS_N R<15..0>	RAM_DQS	RAM_DQS		4200
RAM_A<15..14>	RAM_CAD	RAM_CAD		4200
RAM_A<13..0>	RAM_CAD	RAM_CAD		4200
RAM_BA<1..0>	RAM_CAD	RAM_CAD		4200
RAM_BA<2>	RAM_CAD	RAM_CAD		4200
RAM_BAS_L	RAM_CAD	RAM_CAD		4200
RAM_CAS_L	RAM_CAD	RAM_CAD		4200
RAM_WE_L	RAM_CAD	RAM_CAD		4200
RAM_A R<15..0>	RAM_CAD	RAM_CAD		4200
RAM_BA R<2..0>	RAM_CAD	RAM_CAD		4200
RAM_BAS_L R	RAM_CAD	RAM_CAD		4200
RAM_CAS_L R	RAM_CAD	RAM_CAD		4200
RAM_WE_L R	RAM_CAD	RAM_CAD		4200
RAM_CS_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200
RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		4200


RAM_CLK PRIMARY SPACING SET BASED ON DIFF IMPEDANCE
RAM_CLK LINE-LINE SPACING SET TO 15MIL
TOTAL LENGTH TOLERANCE = 20PS = 2.82MM
RAM_CAD SPACING IS 10MIL

Parallel Term
SYNC_MASTER=FINO-M23
SYNC_DATE=08/26/2005




Main Memory Clock Buffer
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

051-6863 H
 62 154




MEMORY ADDR BRANCHING
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005



Memory Dimm A
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

PLACE CAPS CLOSE TO VDD/VDDQ PINS OF DIMM SOCKET



051-6863 H

67 154

61 59	RAM_DQ<0>	22	4	RP6800	RAM_DQ_R<0>	61 69
61 59	RAM_DQ<1>	22	3	RP6800	RAM_DQ_R<1>	61 69
61 59	RAM_DQ<2>	22	1	RP6801	RAM_DQ_R<2>	61 69
61 59	RAM_DQ<3>	22	3	RP6801	RAM_DQ_R<3>	61 69
61 59	RAM_DQ<4>	22	4	RP6801	RAM_DQ_R<4>	61 69
61 59	RAM_DQ<5>	22	2	RP6800	RAM_DQ_R<5>	61 69
61 59	RAM_DQ<6>	22	2	RP6801	RAM_DQ_R<6>	61 69
61 59	RAM_DQ<7>	22	1	RP6800	RAM_DQ_R<7>	61 69
61 59	RAM_DQ<8>	22	3	RP6802	RAM_DQ_R<8>	61 69
61 59	RAM_DQ<9>	22	4	RP6803	RAM_DQ_R<9>	61 69
61 59	RAM_DQ<10>	22	1	RP6803	RAM_DQ_R<10>	61 69
61 59	RAM_DQ<11>	22	4	RP6802	RAM_DQ_R<11>	61 69
61 59	RAM_DQ<12>	22	3	RP6803	RAM_DQ_R<12>	61 69
61 59	RAM_DQ<13>	22	2	RP6802	RAM_DQ_R<13>	61 69
61 59	RAM_DQ<14>	22	2	RP6803	RAM_DQ_R<14>	61 69
61 59	RAM_DQ<15>	22	1	RP6802	RAM_DQ_R<15>	61 69
61 59	RAM_DQ<16>	22	3	RP6805	RAM_DQ_R<16>	61 69
61 59	RAM_DQ<17>	22	4	RP6805	RAM_DQ_R<17>	61 69
61 59	RAM_DQ<18>	22	1	RP6804	RAM_DQ_R<18>	61 69
61 59	RAM_DQ<19>	22	2	RP6805	RAM_DQ_R<19>	61 69
61 59	RAM_DQ<20>	22	2	RP6804	RAM_DQ_R<20>	61 69
61 59	RAM_DQ<21>	22	4	RP6804	RAM_DQ_R<21>	61 69
61 59	RAM_DQ<22>	22	3	RP6804	RAM_DQ_R<22>	61 69
61 59	RAM_DQ<23>	22	1	RP6805	RAM_DQ_R<23>	61 69
61 59	RAM_DQ<24>	22	4	RP6807	RAM_DQ_R<24>	61 69
61 59	RAM_DQ<25>	22	2	RP6806	RAM_DQ_R<25>	61 69
61 59	RAM_DQ<26>	22	4	RP6806	RAM_DQ_R<26>	61 69
61 59	RAM_DQ<27>	22	1	RP6807	RAM_DQ_R<27>	61 69
61 59	RAM_DQ<28>	22	3	RP6807	RAM_DQ_R<28>	61 69
61 59	RAM_DQ<29>	22	3	RP6806	RAM_DQ_R<29>	61 69
61 59	RAM_DQ<30>	22	2	RP6807	RAM_DQ_R<30>	61 69
61 59	RAM_DQ<31>	22	1	RP6806	RAM_DQ_R<31>	61 69
61 59	RAM_DQ<32>	22	4	RP6809	RAM_DQ_R<32>	61 70
61 59	RAM_DQ<33>	22	2	RP6808	RAM_DQ_R<33>	61 70
61 59	RAM_DQ<34>	22	3	RP6808	RAM_DQ_R<34>	61 70
61 59	RAM_DQ<35>	22	1	RP6809	RAM_DQ_R<35>	61 70
61 59	RAM_DQ<36>	22	2	RP6809	RAM_DQ_R<36>	61 70
61 59	RAM_DQ<37>	22	1	RP6808	RAM_DQ_R<37>	61 70
61 59	RAM_DQ<38>	22	3	RP6809	RAM_DQ_R<38>	61 70
61 59	RAM_DQ<39>	22	4	RP6808	RAM_DQ_R<39>	61 70
61 59	RAM_DQ<40>	22	4	RP6810	RAM_DQ_R<40>	61 70
61 59	RAM_DQ<41>	22	3	RP6811	RAM_DQ_R<41>	61 70
61 59	RAM_DQ<42>	22	1	RP6811	RAM_DQ_R<42>	61 70
61 59	RAM_DQ<43>	22	2	RP6810	RAM_DQ_R<43>	61 70
61 59	RAM_DQ<44>	22	4	RP6811	RAM_DQ_R<44>	61 70
61 59	RAM_DQ<45>	22	3	RP6810	RAM_DQ_R<45>	61 70
61 59	RAM_DQ<46>	22	2	RP6811	RAM_DQ_R<46>	61 70
61 59	RAM_DQ<47>	22	1	RP6810	RAM_DQ_R<47>	61 70
61 59	RAM_DQ<48>	22	3	RP6812	RAM_DQ_R<48>	61 70
61 59	RAM_DQ<49>	22	4	RP6812	RAM_DQ_R<49>	61 70
61 59	RAM_DQ<50>	22	2	RP6813	RAM_DQ_R<50>	61 70
61 59	RAM_DQ<51>	22	1	RP6813	RAM_DQ_R<51>	61 70
61 59	RAM_DQ<52>	22	3	RP6813	RAM_DQ_R<52>	61 70
61 59	RAM_DQ<53>	22	4	RP6813	RAM_DQ_R<53>	61 70
61 59	RAM_DQ<54>	22	2	RP6812	RAM_DQ_R<54>	61 70
61 59	RAM_DQ<55>	22	1	RP6812	RAM_DQ_R<55>	61 70
61 59	RAM_DQ<56>	22	3	RP6814	RAM_DQ_R<56>	61 70
61 59	RAM_DQ<57>	22	4	RP6815	RAM_DQ_R<57>	61 70
61 59	RAM_DQ<58>	22	2	RP6815	RAM_DQ_R<58>	61 70
61 59	RAM_DQ<59>	22	3	RP6815	RAM_DQ_R<59>	61 70
61 59	RAM_DQ<60>	22	2	RP6814	RAM_DQ_R<60>	61 70
61 59	RAM_DQ<61>	22	1	RP6814	RAM_DQ_R<61>	61 70
61 59	RAM_DQ<62>	22	1	RP6815	RAM_DQ_R<62>	61 70
61 59	RAM_DQ<63>	22	4	RP6814	RAM_DQ_R<63>	61 70


61 59	RAM_DQS_P<0>	22	1	RES 2	R6800	DIFFERENTIAL RAM_DQS_P_R<0>	61 69
61 59	RAM_DQS_N<0>	22	1	RES 2	R6810	DIFFERENTIAL RAM_DQS_N_R<0>	61 69
61 59	RAM_DQS_P<1>	22	1	RES 2	R6801	DIFFERENTIAL RAM_DQS_P_R<1>	61 69
61 59	RAM_DQS_N<1>	22	1	RES 2	R6811	DIFFERENTIAL RAM_DQS_N_R<1>	61 69
61 59	RAM_DQS_P<2>	22	1	RES 2	R6802	DIFFERENTIAL RAM_DQS_P_R<2>	61 69
61 59	RAM_DQS_N<2>	22	1	RES 2	R6812	DIFFERENTIAL RAM_DQS_N_R<2>	61 69
61 59	RAM_DQS_P<3>	22	1	RES 2	R6803	DIFFERENTIAL RAM_DQS_P_R<3>	61 69
61 59	RAM_DQS_N<3>	22	1	RES 2	R6813	DIFFERENTIAL RAM_DQS_N_R<3>	61 69
61 59	RAM_DQS_P<4>	22	1	RES 2	R6804	DIFFERENTIAL RAM_DQS_P_R<4>	61 70
61 59	RAM_DQS_N<4>	22	1	RES 2	R6814	DIFFERENTIAL RAM_DQS_N_R<4>	61 70
61 59	RAM_DQS_P<5>	22	1	RES 2	R6805	DIFFERENTIAL RAM_DQS_P_R<5>	61 70
61 59	RAM_DQS_N<5>	22	1	RES 2	R6815	DIFFERENTIAL RAM_DQS_N_R<5>	61 70
61 59	RAM_DQS_P<6>	22	1	RES 2	R6806	DIFFERENTIAL RAM_DQS_P_R<6>	61 70
61 59	RAM_DQS_N<6>	22	1	RES 2	R6816	DIFFERENTIAL RAM_DQS_N_R<6>	61 70
61 59	RAM_DQS_P<7>	22	1	RES 2	R6807	DIFFERENTIAL RAM_DQS_P_R<7>	61 70
61 59	RAM_DQS_N<7>	22	1	RES 2	R6817	DIFFERENTIAL RAM_DQS_N_R<7>	61 70

67 61 59	RAM_A<0>	5.1	1	RP6824	RAM_A_R<0>	61 63 69 70
67 61 59	RAM_A<1>	5.1	1	RP6823	RAM_A_R<1>	61 63 69 70
67 61 59	RAM_A<2>	5.1	2	RP6823	RAM_A_R<2>	61 63 69 70
67 61 59	RAM_A<3>	5.1	4	RP6822	RAM_A_R<3>	61 63 69 70
67 61 59	RAM_A<4>	5.1	3	RP6822	RAM_A_R<4>	61 63 69 70
67 61 59	RAM_A<5>	5.1	2	RP6822	RAM_A_R<5>	61 63 69 70
67 61 59	RAM_A<6>	5.1	1	RP6822	RAM_A_R<6>	61 63 69 70
67 61 59	RAM_A<7>	5.1	3	RP6821	RAM_A_R<7>	61 63 69 70
67 61 59	RAM_A<8>	5.1	4	RP6821	RAM_A_R<8>	61 63 69 70
67 61 59	RAM_A<9>	5.1	1	RP6821	RAM_A_R<9>	61 63 69 70
67 61 59	RAM_A<10>	5.1	3	RP6824	RAM_A_R<10>	61 63 69 70
67 61 59	RAM_A<11>	5.1	2	RP6821	RAM_A_R<11>	61 63 69 70
67 61 59	RAM_A<12>	5.1	4	RP6820	RAM_A_R<12>	61 63 69 70
67 61 59	RAM_A<13>	5.1	4	RP6825	RAM_A_R<13>	61 63 69 70
67 61 59	RAM_A<14>	5.1	2	RP6820	RAM_A_R<14>	61 63 69 70
67 61 59	RAM_A<15>	5.1	1	RP6820	RAM_A_R<15>	61 63 69 70


VIAS FOR ECC STUB

67 61 59	RAM_BA<0>	5.1	4	RP6824	RAM_BA_R<0>	61 63 69 70
67 61 59	RAM_BA<1>	5.1	2	RP6824	RAM_BA_R<1>	61 63 69 70
67 61 59	RAM_BA<2>	5.1	3	RP6820	RAM_BA_R<2>	61 63 69 70
67 61 59	RAM_RAS_L	5.1	1	RP6825	RAM_RAS_L_R	61 63 69 70
67 61 59	RAM_CAS_L	5.1	3	RP6825	RAM_CAS_L_R	61 63 69 70
67 61 59	RAM_WE_L	5.1	2	RP6825	RAM_WE_L_R	61 63 69 70


VIAS FOR ECC STUB




MLB Mem Series Term
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005




OMIT
U6900
 SDRAM-64MX8-DDR2-533
 HY5PS12821BPF-C4
 CSP




OMIT
U6910
 SDRAM-64MX8-DDR2-533
 HY5PS12821BPF-C4
 CSP




OMIT
U6910
 SDRAM-64MX8-DDR2-533
 HY5PS12821BPF-C4
 CSP



OMIT
U6920
 SDRAM-64MX8-DDR2-533
 HY5PS12821BPF-C4
 CSP







OMIT
U6930
 SDRAM-64MX8-DDR2-533
 HY5PS12821BPF-C4
 CSP




OMIT
U6930
 SDRAM-64MX8-DDR2-533
 HY5PS12821BPF-C4
 CSP

TABLE_6_HEAD	TABLE_6_ITEM	IC,SDRAM,DDR2,512MBIT,X8	U6900,U6910,U6920,U6930	CRITICAL
333T0032	4	IC,SDRAM,DDR2,512MBIT,X8	U7040,U7050,U7060,U7070	CRITICAL

On-Board DDR SDRAM
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005



On-Board DDR SDRAM
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005



KODIAK AVDD FILTERING
(LOCATE CLOSE TO POWER AND GROUND PINS)

KODIAK PCI-E AC COUPLERS
(LOCATE NEAR SOURCE PINS)

KODIAK PCI-E DECOUPLING
(LOCATE CLOSE TO POWER AND GROUND PINS)

KODIAK PCI-E REFCLK TERMINATION
(LOCATE CLOSE TO INPUT PINS)


KODIAK PCI-E X16
SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

LAST_MODIFIED=Fri Apr 28 20:23:38 2006

TABLE_5_HEAD


TABLE_5_ITEM	IC,RV370 XT, GRAPHICS CTLR	U8400	RV370XT	CRITICAL
33880239	1			
TABLE_5_ITEM	IC,RV380 XT A23, GRAPHICS CTLR	U8400	RV380XT	CRITICAL
33880265	1			

REMOVED COMPLIANCE TEST POINTS
 FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
 (THIS IS ALLOWED FOR CHIP TO CHIP PCIE)
 CAP PAD CAN BE USED FOR COMPLIANCE TEST




XW8405
 SM
 82 6 PCIe_SLOTA_PRSNT_L 1 SHOR#

GPU VCORE VREG



NOTE:
 SET OUTPUT = 1.25V +/- 2% FOR RV370 XT
 1.30V +/- 2% FOR RV380 XT
 IRU3037ACS VREF = 0.8 VDC
 VOUT=VREF*(R8503+R8505)/R8505 M23=1.272V
 M33=1.332V
 PEAK CURRENT OF PPVCORE_GPU
 7.2A WITH RV370 XT
 8.3A WITH RV380 XT


GPU 1.7V VDDC_CT



$$VOUT = 0.59V * [1 + R8590 / R8591]$$

$$VOUT = 1.691V$$


GPU 1.20V PCIE PVDD



$$VOUT = 0.59V * [1 + R8540 / R8541]$$

$$VOUT = 1.209V$$


GPU 1.80V TPVDD




$$VOUT = 0.59V * [1 + R8560 / R8561]$$

$$VOUT = 1.802V$$

GPU 1.8V VREG



GPU 2.5V A2VDD




Graphics Vregs
 SYNC_MASTER=M33-DD SYNC_DATE=06/20/2005

POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
 PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD

THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
 HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
 POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER



86 85 7 PPVCORE_GPU

THERE ARE 45 CORE POWER PINS BETWEEN VDDC & VDDCI




U8400
RV370XT
BGA




OMIT




L8650
1.8UH



XW8650
SM




GPU Core Power
SYNC_MASTER=FINO-M23 SYNC_DATE=10/07/2005



OMIT
U8400
RV370XT
BGA

OMIT
U8400
RV370XT
BGA

MEMVMODE	01
* 1.8V	01
2.5V	10
2.8V	11




GPU Frame Buffer
 SYNC_MASTER=F INO-M23 SYNC_DATE=10/07/2005

FRAME BUFFER A TERMINATION

PLACE R'S CLOSE TO MEMORY


PLACE CLOCK TERMINATION AFTER MEMORY
GPU -> MEMORY -> TERMINATION

Net	Value	Termination	Value	Termination	Value	Termination
FBD<31>	22	3	RP8820	RFBD<31>	688	89
FBD<30>	22	4	RP8820	RFBD<30>	688	89
FBD<29>	22	1	RP8820	RFBD<29>	888	89
FBD<28>	22	2	RP8821	RFBD<28>	688	89
FBD<27>	22	3	RP8821	RFBD<27>	688	89
FBD<26>	22	4	RP8821	RFBD<26>	688	89
FBD<25>	22	2	RP8821	RFBD<25>	688	89
FBD<24>	22	1	RP8821	RFBD<24>	888	89
FBD<0>	22	1	RP8822	RFBD<0>	888	89
FBD<1>	22	2	RP8822	RFBD<1>	688	89
FBD<2>	22	4	RP8822	RFBD<2>	688	89
FBD<3>	22	3	RP8822	RFBD<3>	688	89
FBD<17>	22	1	RP8823	RFBD<17>	888	89
FBD<16>	22	2	RP8823	RFBD<16>	688	89
FBD<18>	22	3	RP8823	RFBD<18>	688	89
FBD<19>	22	4	RP8823	RFBD<19>	688	89
FBD<15>	22	4	RP8824	RFBD<15>	688	89
FBD<14>	22	3	RP8824	RFBD<14>	688	89
FBD<13>	22	2	RP8824	RFBD<13>	688	89
FBD<12>	22	1	RP8824	RFBD<12>	888	89
FBD<10>	22	3	RP8825	RFBD<10>	688	89
FBD<11>	22	4	RP8825	RFBD<11>	688	89
FBD<9>	22	1	RP8825	RFBD<9>	888	89
FBD<8>	22	2	RP8825	RFBD<8>	688	89
FBD<5>	22	2	RP8826	RFBD<5>	688	89
FBD<6>	22	3	RP8826	RFBD<6>	688	89
FBD<4>	22	1	RP8826	RFBD<4>	888	89
FBD<7>	22	4	RP8826	RFBD<7>	688	89
FBD<20>	22	1	RP8827	RFBD<20>	888	89
FBD<21>	22	2	RP8827	RFBD<21>	688	89
FBD<22>	22	3	RP8827	RFBD<22>	688	89
FBD<23>	22	4	RP8827	RFBD<23>	688	89
FBD<32>	22	3	RP8828	RFBD<32>	688	89
FBD<33>	22	4	RP8828	RFBD<33>	688	89
FBD<34>	22	2	RP8828	RFBD<34>	688	89
FBD<35>	22	1	RP8828	RFBD<35>	888	89
FBD<36>	22	4	RP8816	RFBD<36>	688	89
FBD<37>	22	3	RP8816	RFBD<37>	688	89
FBD<38>	22	2	RP8816	RFBD<38>	688	89
FBD<39>	22	1	RP8816	RFBD<39>	888	89
FBD<40>	22	3	RP8829	RFBD<40>	688	89
FBD<41>	22	4	RP8829	RFBD<41>	688	89
FBD<42>	22	2	RP8829	RFBD<42>	688	89
FBD<43>	22	1	RP8829	RFBD<43>	888	89
FBD<44>	22	4	RP8830	RFBD<44>	688	89
FBD<45>	22	3	RP8830	RFBD<45>	688	89
FBD<46>	22	1	RP8830	RFBD<46>	888	89
FBD<47>	22	2	RP8830	RFBD<47>	688	89
FBD<48>	22	4	RP8831	RFBD<48>	688	89
FBD<49>	22	2	RP8831	RFBD<49>	688	89
FBD<50>	22	3	RP8831	RFBD<50>	688	89
FBD<51>	22	1	RP8831	RFBD<51>	888	89
FBD<52>	22	3	RP8800	RFBD<52>	688	89
FBD<53>	22	4	RP8800	RFBD<53>	688	89
FBD<54>	22	2	RP8800	RFBD<54>	688	89
FBD<55>	22	1	RP8800	RFBD<55>	888	89
FBD<56>	22	4	RP8801	RFBD<56>	688	89
FBD<57>	22	3	RP8801	RFBD<57>	688	89
FBD<58>	22	1	RP8801	RFBD<58>	888	89
FBD<59>	22	2	RP8801	RFBD<59>	688	89
FBD<60>	22	4	RP8802	RFBD<60>	688	89
FBD<61>	22	2	RP8802	RFBD<61>	688	89
FBD<62>	22	3	RP8802	RFBD<62>	688	89
FBD<63>	22	1	RP8802	RFBD<63>	888	89
FBDQ<0>	22	1	RES	R8800	RFBDQ<0>	89
FBDQ<1>	22	1	RES	R8801	RFBDQ<1>	89
FBDQ<2>	22	1	RES	R8802	RFBDQ<2>	89
FBDQ<3>	22	1	RES	R8803	RFBDQ<3>	89
FBDQ<4>	22	1	RES	R8804	RFBDQ<4>	89
FBDQ<5>	22	1	RES	R8805	RFBDQ<5>	89
FBDQ<6>	22	1	RES	R8806	RFBDQ<6>	89
FBDQ<7>	22	1	RES	R8807	RFBDQ<7>	89
FBDQ<8>	22	1	RES	R8830	RFBDQ<8>	89
FBDQ<1>	22	1	RES	R8831	RFBDQ<1>	89
FBDQ<2>	22	1	RES	R8832	RFBDQ<2>	89
FBDQ<3>	22	1	RES	R8833	RFBDQ<3>	89
FBDQ<4>	22	1	RES	R8834	RFBDQ<4>	89
FBDQ<5>	22	1	RES	R8835	RFBDQ<5>	89
FBDQ<6>	22	1	RES	R8836	RFBDQ<6>	89
FBDQ<7>	22	1	RES	R8837	RFBDQ<7>	89





FRAME BUFFER B TERMINATION

Net	Value	Termination	Value	Termination	Value	Termination
FBD<64>	22	1	RP8810	RFBD<64>	888	90
FBD<65>	22	4	RP8810	RFBD<65>	688	90
FBD<66>	22	2	RP8810	RFBD<66>	688	90
FBD<67>	22	3	RP8810	RFBD<67>	688	90
FBD<84>	22	1	RP8809	RFBD<84>	888	90
FBD<85>	22	2	RP8809	RFBD<85>	688	90
FBD<86>	22	3	RP8809	RFBD<86>	688	90
FBD<87>	22	4	RP8809	RFBD<87>	688	90
FBD<72>	22	2	RP8819	RFBD<72>	688	90
FBD<73>	22	1	RP8819	RFBD<73>	888	90
FBD<75>	22	4	RP8819	RFBD<75>	688	90
FBD<74>	22	3	RP8819	RFBD<74>	688	90
FBD<68>	22	1	RP8808	RFBD<68>	888	90
FBD<70>	22	2	RP8808	RFBD<70>	688	90
FBD<69>	22	3	RP8808	RFBD<69>	688	90
FBD<71>	22	4	RP8808	RFBD<71>	688	90
FBD<80>	22	1	RP8807	RFBD<80>	888	90
FBD<81>	22	2	RP8807	RFBD<81>	688	90
FBD<82>	22	3	RP8807	RFBD<82>	688	90
FBD<83>	22	4	RP8807	RFBD<83>	688	90
FBD<76>	22	2	RP8817	RFBD<76>	688	90
FBD<77>	22	1	RP8817	RFBD<77>	888	90
FBD<78>	22	4	RP8817	RFBD<78>	688	90
FBD<79>	22	3	RP8817	RFBD<79>	688	90
FBD<91>	22	3	RP8818	RFBD<91>	688	90
FBD<90>	22	4	RP8818	RFBD<90>	688	90
FBD<89>	22	1	RP8818	RFBD<89>	888	90
FBD<88>	22	2	RP8818	RFBD<88>	688	90
FBD<95>	22	3	RP8803	RFBD<95>	688	90
FBD<94>	22	4	RP8803	RFBD<94>	688	90
FBD<93>	22	1	RP8803	RFBD<93>	888	90
FBD<92>	22	2	RP8803	RFBD<92>	688	90
FBD<96>	22	4	RP8815	RFBD<96>	688	90
FBD<97>	22	3	RP8815	RFBD<97>	688	90
FBD<98>	22	2	RP8815	RFBD<98>	688	90
FBD<99>	22	1	RP8815	RFBD<99>	888	90
FBD<100>	22	4	RP8814	RFBD<100>	688	90
FBD<101>	22	3	RP8814	RFBD<101>	688	90
FBD<102>	22	2	RP8814	RFBD<102>	688	90
FBD<103>	22	1	RP8814	RFBD<103>	888	90
FBD<104>	22	4	RP8812	RFBD<104>	688	90
FBD<105>	22	3	RP8812	RFBD<105>	688	90
FBD<106>	22	2	RP8812	RFBD<106>	688	90
FBD<107>	22	1	RP8812	RFBD<107>	888	90
FBD<108>	22	4	RP8813	RFBD<108>	688	90
FBD<109>	22	3	RP8813	RFBD<109>	688	90
FBD<110>	22	2	RP8813	RFBD<110>	688	90
FBD<111>	22	1	RP8813	RFBD<111>	888	90
FBD<112>	22	3	RP8811	RFBD<112>	688	90
FBD<113>	22	4	RP8811	RFBD<113>	688	90
FBD<114>	22	2	RP8811	RFBD<114>	688	90
FBD<115>	22	1	RP8811	RFBD<115>	888	90
FBD<116>	22	3	RP8806	RFBD<116>	688	90
FBD<117>	22	4	RP8806	RFBD<117>	688	90
FBD<118>	22	2	RP8806	RFBD<118>	688	90
FBD<119>	22	1	RP8806	RFBD<119>	888	90
FBD<120>	22	3	RP8804	RFBD<120>	688	90
FBD<121>	22	4	RP8804	RFBD<121>	688	90
FBD<122>	22	2	RP8804	RFBD<122>	688	90
FBD<123>	22	1	RP8804	RFBD<123>	888	90
FBD<124>	22	4	RP8805	RFBD<124>	688	90
FBD<125>	22	2	RP8805	RFBD<125>	688	90
FBD<126>	22	3	RP8805	RFBD<126>	688	90
FBD<127>	22	1	RP8805	RFBD<127>	888	90
FBDQ<8>	22	1	RES	R8838	RFBDQ<8>	90
FBDQ<9>	22	1	RES	R8839	RFBDQ<9>	90
FBDQ<10>	22	1	RES	R8840	RFBDQ<10>	90
FBDQ<11>	22	1	RES	R8841	RFBDQ<11>	90
FBDQ<12>	22	1	RES	R8842	RFBDQ<12>	90
FBDQ<13>	22	1	RES	R8843	RFBDQ<13>	90
FBDQ<14>	22	1	RES	R8844	RFBDQ<14>	90
FBDQ<15>	22	1	RES	R8845	RFBDQ<15>	90





Net	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FBD<127..0>		GPU_FR	GPU_FR	<491
RFBD<127..0>		GPU_FR	GPU_FR	<492
FBA<13..0>		GPU_FR	GPU_FR	<493
FBA<13..0>		GPU_FR	GPU_FR	<494
FBDQ<15..0>		GPU_FR	GPU_FR	<495
FBDQ<15..0>		GPU_FR	GPU_FR	<496
FBDQ<15..0>		GPU_FR	GPU_FR	<497
FBDQ<15..0>		GPU_FR	GPU_FR	<498
FBDQ<15..0>		GPU_FR	GPU_FR	<499
FBDQ<15..0>		GPU_FR	GPU_FR	<500
FBDQ<15..0>		GPU_FR	GPU_FR	<501
FBDQ<15..0>		GPU_FR	GPU_FR	<502
FBDQ<15..0>		GPU_FR	GPU_FR	<503
FBDQ<15..0>		GPU_FR	GPU_FR	<504
FBDQ<15..0>		GPU_FR	GPU_FR	<505
FBDQ<15..0>		GPU_FR	GPU_FR	<506
FBDQ<15..0>		GPU_FR	GPU_FR	<507
FBDQ<15..0>		GPU_FR	GPU_FR	<508
FBDQ<15..0>		GPU_FR	GPU_FR	<509
FBDQ<15..0>		GPU_FR	GPU_FR	<510
FBDQ<15..0>		GPU_FR	GPU_FR	<511
FBDQ<15..0>		GPU_FR	GPU_FR	<512
FBDQ<15..0>		GPU_FR	GPU_FR	<513
FBDQ<15..0>		GPU_FR	GPU_FR	<514
FBDQ<15..0>		GPU_FR	GPU_FR	<515
FBDQ<15..0>		GPU_FR	GPU_FR	<516
FBDQ<15..0>		GPU_FR	GPU_FR	<517
FBDQ<15..0>		GPU_FR	GPU_FR	<518
FBDQ<15..0>		GPU_FR	GPU_FR	<519
FBDQ<15..0>		GPU_FR	GPU_FR	<520
FBDQ<15..0>		GPU_FR	GPU_FR	<521
FBDQ<15..0>		GPU_FR	GPU_FR	<522
FBDQ<15..0>		GPU_FR	GPU_FR	<523
FBDQ<15..0>		GPU_FR	GPU_FR	<524
FBDQ<15..0>		GPU_FR	GPU_FR	<525
FBDQ<15..0>		GPU_FR	GPU_FR	<526




SDRAM_GDDR_8MX32_1V8

U8900
8MX32-300MHZ-1.8V
FBGA





SDRAM_GDDR_8MX32_1V8

U8900
8MX32-300MHZ-1.8V
FBGA







SDRAM_GDDR_8MX32_1V8

U8901
8MX32-300MHZ-1.8V
FBGA




SDRAM_GDDR_8MX32_1V8

U8901
8MX32-300MHZ-1.8V
FBGA



GROUND VIAS FOR SIGNAL LAYER TRANSITIONS



TABLE_6_HEAD

TABLE_6_ITEM	TABLE_6_ITEM	TABLE_6_ITEM	TABLE_6_ITEM	TABLE_6_ITEM	TABLE_6_ITEM
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM SAMSUNG
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN HYNIX
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM A


SYNC_MASTER=FINO-M23

SYNC_DATE=10/07/2005


051-6863 H

89 154


FRAME BUFFER A TERMINATION



FRAME BUFFER B TERMINATION






GPU VTT VREG




FB Parallel Termination
 SYNC_MASTER=M33-DD SYNC_DATE=06/20/2005

ATI STRAPS







MEMORY STRAPS




GPIO<7> - MEMORY DIE REVISION
 0 - ORIGINAL DIE REVISION
 1 - NEW (FUTURE) DIE REV
 GPIO<10> - MEMORY VENDOR
 0 - SAMSUNG
 1 - HYNIX
 GPIO<14> - MEMORY DENSITY
 0 - 4MX32
 1 - 8MX32
 DVPDATA<3,4> - SPEED
 00 - 325E / 200M
 01 - 400E / 300M
 10 - 500E / 350M
 11 - RESERVED FOR FUTURE USE

APPLE GPIOS



GPU Straps

SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005




051-6863 H



INTERNAL LCD

NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
TCKP	GPU_TMDS	TCK
TCKM	GPU_TMDS	TCK
TD0P	GPU_TMDS	TD0
TD0M	GPU_TMDS	TD0
TD1P	GPU_TMDS	TD1
TD1M	GPU_TMDS	TD1
TD2P	GPU_TMDS	TD2
TD2M	GPU_TMDS	TD2


PLACE R9600-R9604, C9600 AS CLOSE TO GPU AS POSSIBLE
PLACE FILTER CLOSE TO TMDS CONNECTOR



PANEL POWER SEQUENCING




INTERNAL TMDS CONNECTOR



EXTERNAL VGA CONNECTOR

NET_PHYSICAL_TYPE	NET_SPACING_TYPE
FILT ANALOG GRN	GPU_VGA
ANALOG GRN LC	GPU_VGA
FILT ANALOG RED	GPU_VGA
ANALOG RED LC	GPU_VGA
FILT ANALOG BLU	GPU_VGA
ANALOG BLU LC	GPU_VGA
VGA_VSYNC	GPU_VGA
VGA_HSYNC_R	GPU_VGA
VGA_HSYNC_B	GPU_VGA



TABLE_5_HEAD
TABLE_5_ITEM
152S0316 3 INDUCTOR, 47NH, 0.20 OHM FL9600, FL9601, FL9602




TMDS / ExtVGA
SYNC_MASTER=M33-DD SYNC_DATE=06/20/2005

PLANE-SPLIT AC RETURN PATHS
LOCATE EACH CAPACITOR SO THAT
THEY STRADDLE EACH PLANE SPLIT


KODIAK HT DECOUPLING
(LOCATE CLOSE TO PINS AS INDICATED)





KODIAK CORES











=PP1V2_PWRON_HT_NBTX


















KODIAK HT DECOUPLING
(LOCATE CLOSE TO PINS AS INDICATED)
(CAPACITORS ARE DOUBLED-UP WHERE POSSIBLE)



KODIAK HT RECEIVE CLOCKS



KODIAK HT REFCLK TERMINATION
(LOCATE CLOSE TO INPUT PINS)



KODIAK HT16
SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

LAST_MODIFIED=Fri Apr 28 20:24:02 2006

SIG_NAME	MAKE_BASE	DIFFERENTIAL_PAIR	EC_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE		
HT_NB_TO_MB_CLK_N<0>	HT_NB_TO_SB_CLK_N<0>	TRUE	HT_NB_TO_SB_CLK	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CLK	HT_MB_TO_SB_CLK_N<0>
HT_NB_TO_MB_CLK_P<0>	HT_NB_TO_SB_CLK_P<0>	TRUE	HT_NB_TO_SB_CLK	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CLK	HT_MB_TO_SB_CLK_P<0>
HT_NB_TO_MB_CAD_N<0>	HT_NB_TO_SB_CAD_N<0>	TRUE	HT_NB_TO_SB_CAD0	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<0>
HT_NB_TO_MB_CAD_P<0>	HT_NB_TO_SB_CAD_P<0>	TRUE	HT_NB_TO_SB_CAD0	HT_NB_TO_SB_PP	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<0>
HT_NB_TO_MB_CAD_N<1>	HT_NB_TO_SB_CAD_N<1>	TRUE	HT_NB_TO_SB_CAD1	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<1>
HT_NB_TO_MB_CAD_P<1>	HT_NB_TO_SB_CAD_P<1>	TRUE	HT_NB_TO_SB_CAD1	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<1>
HT_NB_TO_MB_CAD_N<2>	HT_NB_TO_SB_CAD_N<2>	TRUE	HT_NB_TO_SB_CAD2	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<2>
HT_NB_TO_MB_CAD_P<2>	HT_NB_TO_SB_CAD_P<2>	TRUE	HT_NB_TO_SB_CAD2	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<2>
HT_NB_TO_MB_CAD_N<3>	HT_NB_TO_SB_CAD_N<3>	TRUE	HT_NB_TO_SB_CAD3	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<3>
HT_NB_TO_MB_CAD_P<3>	HT_NB_TO_SB_CAD_P<3>	TRUE	HT_NB_TO_SB_CAD3	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<3>
HT_NB_TO_MB_CAD_N<4>	HT_NB_TO_SB_CAD_N<4>	TRUE	HT_NB_TO_SB_CAD4	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<4>
HT_NB_TO_MB_CAD_P<4>	HT_NB_TO_SB_CAD_P<4>	TRUE	HT_NB_TO_SB_CAD4	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<4>
HT_NB_TO_MB_CAD_N<5>	HT_NB_TO_SB_CAD_N<5>	TRUE	HT_NB_TO_SB_CAD5	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<5>
HT_NB_TO_MB_CAD_P<5>	HT_NB_TO_SB_CAD_P<5>	TRUE	HT_NB_TO_SB_CAD5	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<5>
HT_NB_TO_MB_CAD_N<6>	HT_NB_TO_SB_CAD_N<6>	TRUE	HT_NB_TO_SB_CAD6	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<6>
HT_NB_TO_MB_CAD_P<6>	HT_NB_TO_SB_CAD_P<6>	TRUE	HT_NB_TO_SB_CAD6	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<6>
HT_NB_TO_MB_CAD_N<7>	HT_NB_TO_SB_CAD_N<7>	TRUE	HT_NB_TO_SB_CAD7	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_N<7>
HT_NB_TO_MB_CAD_P<7>	HT_NB_TO_SB_CAD_P<7>	TRUE	HT_NB_TO_SB_CAD7	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CAD_P<7>
HT_NB_TO_MB_CTL_N<0>	HT_NB_TO_SB_CTL_N<0>	TRUE	HT_NB_TO_SB_CTL0	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CTL_N<0>
HT_NB_TO_MB_CTL_P<0>	HT_NB_TO_SB_CTL_P<0>	TRUE	HT_NB_TO_SB_CTL0	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB_CAD	HT_MB_TO_SB_CTL_P<0>
HT_MB_TO_NB_CLK_N<0>	HT_SB_TO_NB_CLK_N<0>	TRUE	HT_SB_TO_NB_CLK	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CLK	HT_SB_TO_MB_CLK_N<0>
HT_MB_TO_NB_CLK_P<0>	HT_SB_TO_NB_CLK_P<0>	TRUE	HT_SB_TO_NB_CLK	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CLK	HT_SB_TO_MB_CLK_P<0>
HT_MB_TO_NB_CAD_N<0>	HT_SB_TO_NB_CAD_N<0>	TRUE	HT_SB_TO_NB_CAD0	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<0>
HT_MB_TO_NB_CAD_P<0>	HT_SB_TO_NB_CAD_P<0>	TRUE	HT_SB_TO_NB_CAD0	HT_SB_TO_NB_PP	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<0>
HT_MB_TO_NB_CAD_N<1>	HT_SB_TO_NB_CAD_N<1>	TRUE	HT_SB_TO_NB_CAD1	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<1>
HT_MB_TO_NB_CAD_P<1>	HT_SB_TO_NB_CAD_P<1>	TRUE	HT_SB_TO_NB_CAD1	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<1>
HT_MB_TO_NB_CAD_N<2>	HT_SB_TO_NB_CAD_N<2>	TRUE	HT_SB_TO_NB_CAD2	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<2>
HT_MB_TO_NB_CAD_P<2>	HT_SB_TO_NB_CAD_P<2>	TRUE	HT_SB_TO_NB_CAD2	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<2>
HT_MB_TO_NB_CAD_N<3>	HT_SB_TO_NB_CAD_N<3>	TRUE	HT_SB_TO_NB_CAD3	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<3>
HT_MB_TO_NB_CAD_P<3>	HT_SB_TO_NB_CAD_P<3>	TRUE	HT_SB_TO_NB_CAD3	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<3>
HT_MB_TO_NB_CAD_N<4>	HT_SB_TO_NB_CAD_N<4>	TRUE	HT_SB_TO_NB_CAD4	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<4>
HT_MB_TO_NB_CAD_P<4>	HT_SB_TO_NB_CAD_P<4>	TRUE	HT_SB_TO_NB_CAD4	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<4>
HT_MB_TO_NB_CAD_N<5>	HT_SB_TO_NB_CAD_N<5>	TRUE	HT_SB_TO_NB_CAD5	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<5>
HT_MB_TO_NB_CAD_P<5>	HT_SB_TO_NB_CAD_P<5>	TRUE	HT_SB_TO_NB_CAD5	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<5>
HT_MB_TO_NB_CAD_N<6>	HT_SB_TO_NB_CAD_N<6>	TRUE	HT_SB_TO_NB_CAD6	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<6>
HT_MB_TO_NB_CAD_P<6>	HT_SB_TO_NB_CAD_P<6>	TRUE	HT_SB_TO_NB_CAD6	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<6>
HT_MB_TO_NB_CAD_N<7>	HT_SB_TO_NB_CAD_N<7>	TRUE	HT_SB_TO_NB_CAD7	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_N<7>
HT_MB_TO_NB_CAD_P<7>	HT_SB_TO_NB_CAD_P<7>	TRUE	HT_SB_TO_NB_CAD7	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CAD_P<7>
HT_MB_TO_NB_CTL_N<0>	HT_SB_TO_NB_CTL_N<0>	TRUE	HT_SB_TO_NB_CTL0	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CTL_N<0>
HT_MB_TO_NB_CTL_P<0>	HT_SB_TO_NB_CTL_P<0>	TRUE	HT_SB_TO_NB_CTL0	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB_CAD	HT_SB_TO_MB_CTL_P<0>
NC_HT_MB_TO_NB_CAD_P<8..15>		TRUE					HT_MB_TO_NB_CAD_P<8..15>
NC_HT_MB_TO_NB_CAD_N<8..15>		TRUE					HT_MB_TO_NB_CAD_N<8..15>
TP_HT_MB_TO_NB_CLK_N<1>		TRUE					HT_MB_TO_NB_CLK_N<1>
TP_HT_MB_TO_NB_CLK_P<1>		TRUE					HT_MB_TO_NB_CLK_P<1>
NC_HT_NB_TO_MB_CAD_P<8..15>		TRUE					HT_NB_TO_MB_CAD_P<8..15>
NC_HT_NB_TO_MB_CAD_N<8..15>		TRUE					HT_NB_TO_MB_CAD_N<8..15>
NC_HT_NB_TO_MB_CLK_N<1>		TRUE					HT_NB_TO_MB_CLK_N<1>
NC_HT_NB_TO_MB_CLK_P<1>		TRUE					HT_NB_TO_MB_CLK_P<1>
HT_NB_REFCLK_P<0>			HT_NB_REFCLK0	HT_NB_REFCLK	HT_CLK	HT_CLK	HT_NB_REFCLK_P<0>
HT_NB_REFCLK_N<0>			HT_NB_REFCLK0		HT_CLK	HT_CLK	HT_NB_REFCLK_N<0>
HT_NB_P<0>			HT_NB0		HT_CLK	HT_CLK	HT_NB_P<0>
HT_NB_N<0>			HT_NB0		HT_CLK	HT_CLK	HT_NB_N<0>
HT_NB_REFCLK_PP<0>			HT_NB_REFCLK_F0		HT_CLK	HT_CLK	HT_NB_REFCLK_PP<0>
HT_NB_REFCLK_NF<0>			HT_NB_REFCLK_F0		HT_CLK	HT_CLK	HT_NB_REFCLK_NF<0>

HT ALIASES

FINO-M23




08/26/2005

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
PWR_HT_AVDD	0.4MM	0.2MM	2.5
PWR_HT_AVDD2	0.4MM	0.2MM	2.5
KOD_L15_GND	0.4MM	0.2MM	0
HT_NB_G	KEEP DIFF CLOCK FROM BEING A SINGLE XNET		0

051-6863 H

101 154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	0.38mm SPACING	
HT_CLK66M_SB	0.38mm SPACING	
	P3MM SPACING	






Page Notes

Power aliases required by this page:
 =PP2V5_PWRON_HT
 =PPIV2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_NT_200M
 Stuffs resistor to select 200MHz HT 1/F.



HT RefClk HT 1/F Speed ARROW DETERMINES THE OPERATING FREQUENCY OF HT CORE

1 = 100MHz 1 = 100MHz 1: THE HT SLAVE, HTGS AND THE HT SIDE OF THE PCI BRIDGES OPERATE AT 100 MHZ

0 = 66MHz 0 = 200MHz 0: THE HT SLAVE, HTGS AND THE HT SIDE OF THE PCI BRIDGES OPERATE AT 200 MHZ




Shasta HyperTransport
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
		PCI AD<31..28> 120 121 122 125
		PCI AD<27> 120 121 122 125
		PCI AD<26..24> 120 121 122 125
		PCI AD<23> 120 121 122
		PCI AD<22> 120 121 122
		PCI AD<21> 120 121 122
		PCI AD<20> 120 121 122 125
		PCI AD<19..18> 120 121 122 125
		PCI AD<17> 120 121 122 125
		PCI AD<16..0> 120 121 122 125
		PCI CBE L<3..0> 120 121 122
		PCI PAR 120 121 122
		PCI DEVSEL L 119 120 121 122
		PCI FRAME L 119 120 121 122
		PCI IRDY L 119 120 121 122
		PCI TRDY L 119 120 121 122
		PCI STOP L 119 120 121 122
	P3MM SPACING	PCI CLK66M SB INT 26 27 119

Q63 APPLICATION OF POWER NET "-PP3V3_SB_PCI" IS RUN

Page Notes



Power aliases required by this page:
- =PP3V3_PCI
- =PP3V3_SB_PCI (CAN BE _PP3V3_PCI)
- =PP3V3_PWRON_SB
- =PP2V5_PWRON_SB
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)
PCI Devices implemented on this page:
AD11 - PCI0 (0x106B/0x0053)
AD11 - PCI1 (0x106B/0x0054)
AD11 - PCI2 (0x106B/0x0055)
AD23 - KeyLargo (0x106B/0x004F, PCI1)
AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)
AD29 - UATA 133 (0x106B/0x0050, PCI0 or 2)
AD30 - FireWire (0x106B/0x0052, PCI0 or 2)
AD31 - Ethernet (0x106B/0x0051, PCI0)



121 119	PCI_SLOTA_REQ L	AB18
121 119	PCI_SLOTA_GNT L	AA18
122 119	PCI_SLOTG_REQ L	AB20
122 119	PCI_SLOTG_GNT L	AB19
119	PCI_SLOTD_REQ L	V17
119	PCI_SLOTD_GNT L	V18
125 121	ROM_CS L	AB8
125 121	ROM_OE L	AA9
125 121	ROM_WE L	Y10

SEE_TABLE
U2300
SHASTA
V1.1
ROM-LF

L18	PCI_SB_AD<0>	120
K19	PCI_SB_AD<1>	120
L22	PCI_SB_AD<2>	120
M22	PCI_SB_AD<3>	120
M18	PCI_SB_AD<4>	120
L20	PCI_SB_AD<5>	120
M21	PCI_SB_AD<6>	120
N16	PCI_SB_AD<7>	120
M20	PCI_SB_AD<8>	120
P22	PCI_SB_AD<9>	120
M17	PCI_SB_AD<10>	120
M18	PCI_SB_AD<11>	120
M19	PCI_SB_AD<12>	120
N19	PCI_SB_AD<13>	120
P21	PCI_SB_AD<14>	120
R22	PCI_SB_AD<15>	120
P20	PCI_SB_AD<16>	120
V21	PCI_SB_AD<17>	120
P18	PCI_SB_AD<18>	120
T20	PCI_SB_AD<19>	120
R16	PCI_SB_AD<20>	120
R17	PCI_SB_AD<21>	120
W21	PCI_SB_AD<22>	120
Y22	PCI_SB_AD<23>	120
R18	PCI_SB_AD<24>	120
T19	PCI_SB_AD<25>	120
T18	PCI_SB_AD<26>	120
V21	PCI_SB_AD<27>	120
W20	PCI_SB_AD<28>	120
T16	PCI_SB_AD<29>	120
AA21	PCI_SB_AD<30>	120
T17	PCI_SB_AD<31>	120



Shasta PCI Interface
SYNC_MASTER=Q63
SYNC_DATE=08/26/2005

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)

119	PCI_SB_AD<0>	RPC003	4	RPA#4D	47	PCI_AD<0>	119 121 122 125
119	PCI_SB_AD<1>	RPC003	1	RPA#4D	47	PCI_AD<1>	119 121 122 125
119	PCI_SB_AD<2>	RPC009	1	RPA#4D	47	PCI_AD<2>	119 121 122 125
119	PCI_SB_AD<3>	RPC001	3	RPA#4D	47	PCI_AD<3>	119 121 122 125
119	PCI_SB_AD<4>	RPC000	3	RPA#4D	47	PCI_AD<4>	119 121 122 125
119	PCI_SB_AD<5>	RPC003	2	RPA#4D	47	PCI_AD<5>	119 121 122 125
119	PCI_SB_AD<6>	RPC001	4	RPA#4D	47	PCI_AD<6>	119 121 122 125
119	PCI_SB_AD<7>	RPC000	2	RPA#4D	47	PCI_AD<7>	119 121 122 125
119	PCI_SB_AD<8>	RPC007	4	RPA#4D	47	PCI_AD<8>	119 121 122 125
119	PCI_SB_AD<9>	RPC002	1	RPA#4D	47	PCI_AD<9>	119 121 122 125
119	PCI_SB_AD<10>	RPC000	1	RPA#4D	47	PCI_AD<10>	119 121 122 125
119	PCI_SB_AD<11>	RPC009	3	RPA#4D	47	PCI_AD<11>	119 121 122 125
119	PCI_SB_AD<12>	RPC000	4	RPA#4D	47	PCI_AD<12>	119 121 122 125
119	PCI_SB_AD<13>	RPC009	4	RPA#4D	47	PCI_AD<13>	119 121 122 125
119	PCI_SB_AD<14>	RPC002	2	RPA#4D	47	PCI_AD<14>	119 121 122 125
119	PCI_SB_AD<15>	RPC002	4	RPA#4D	47	PCI_AD<15>	119 121 122 125
119	PCI_SB_AD<16>	RPC002	3	RPA#4D	47	PCI_AD<16>	119 121 122 125

RC000

119	PCI_SB_AD<17>		1	RES	47	PCI_AD<17>	119 121 122 125
5% 1/16W MF-LF 402							
119	PCI_SB_AD<18>	RPC007	1	RPA#4D	47	PCI_AD<18>	119 121 122 125
119	PCI_SB_AD<19>	RPC006	2	RPA#4D	47	PCI_AD<19>	119 121 122 125
119	PCI_SB_AD<20>	RPC007	2	RPA#4D	47	PCI_AD<20>	119 121 122 125
119	PCI_SB_AD<21>	RPC008	1	RPA#4D	47	PCI_AD<21>	119 121 122
119	PCI_SB_AD<22>	RPC004	1	RPA#4D	47	PCI_AD<22>	119 121 122
119	PCI_SB_AD<23>	RPC006	4	RPA#4D	47	PCI_AD<23>	119 121 122
119	PCI_SB_AD<24>	RPC008	4	RPA#4D	47	PCI_AD<24>	119 121 122 125
119	PCI_SB_AD<25>	RPC006	3	RPA#4D	47	PCI_AD<25>	119 121 122 125
119	PCI_SB_AD<26>	RPC008	3	RPA#4D	47	PCI_AD<26>	119 121 122 125

RC001

119	PCI_SB_AD<27>		1	RES	47	PCI_AD<27>	119 121 122 125
5% 1/16W MF-LF 402							
119	PCI_SB_AD<28>	RPC004	4	RPA#4D	47	PCI_AD<28>	119 121 122 125
119	PCI_SB_AD<29>	RPC008	2	RPA#4D	47	PCI_AD<29>	119 121 122 125
119	PCI_SB_AD<30>	RPC004	2	RPA#4D	47	PCI_AD<30>	119 121 122 125
119	PCI_SB_AD<31>	RPC007	3	RPA#4D	47	PCI_AD<31>	119 121 122 125
119	PCI_SB_CBE_L<0>	RPC003	3	RPA#4D	47	PCI_CBE_L<0>	119 121 122
119	PCI_SB_CBE_L<1>	RPC001	1	RPA#4D	47	PCI_CBE_L<1>	119 121 122
119	PCI_SB_CBE_L<2>	RPC006	1	RPA#4D	47	PCI_CBE_L<2>	119 121 122
119	PCI_SB_CBE_L<3>	RPC004	3	RPA#4D	47	PCI_CBE_L<3>	119 121 122
119	PCI_SB_DEVSEL_L	RPC005	3	RPA#4D	47	PCI_DEVSEL_L	119 121 122
119	PCI_SB_FRAME_L	RPC005	4	RPA#4D	47	PCI_FRAME_L	119 121 122
119	PCI_SB_IRDY_L	RPC005	2	RPA#4D	47	PCI_IRDY_L	119 121 122
119	PCI_SB_TRDY_L	RPC005	1	RPA#4D	47	PCI_TRDY_L	119 121 122
119	PCI_SB_STOP_L	RPC001	2	RPA#4D	47	PCI_STOP_L	119 121 122
119	PCI_SB_PAR	RPC009	2	RPA#4D	47	PCI_PAR	119 121 122

PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION
SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

051-6863 H
120 154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	

PCI_CLK33M_AIRPORT 26 121

Page Notes

Power aliases required by this page:
 - _PP3V3_PCI


Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

Q85 WIRELESS CONNECTOR




ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	

=PCI_CLK33M_USB2 27 122

Page Notes

Power aliases required by this page: - _PPVIO_PCI (to 3.3V or 5V)
Signal aliases required by this page: - _PCI_CLK33M_USB2 (33MHz PCI clock)
BOM options provided by this page: (NONE)
PCI Devices implemented on this page: AD27 (Slot "0") - USB2 (0x1033/0x0035)
NOTE: This USB2 implementation supports D3cold.

Q63 APPLICATION OF POWER NET "=PPVIO_PCI_USB2" IS PP3V3_RUN



USB 2.0 PCI Interface
SYNC_MASTER=Q63 SYNC_DATE=08/26/2005


Page Notes

Power aliases required by this page:
 - =PP3V3_PCI

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7500 part number.



BootROM

SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

051-6863 H

125 154



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_TXD2
	SATA	SATA	SATA_TXD2
			UATA_DD<15..8>
			UATA_DD<7>
			UATA_DD<6..0>
			UATA_DA<2..0>
			UATA_CS0_L
			UATA_CS1_L
			UATA_HSTROBE
			UATA_STOP
			UATA_DMACK_L
			UATA_RESET_L
			UATA_DSTROBE
			UATA_DMARQ
			UATA_INTRO
			UATA_DD_R<15..8>
			UATA_DD_R<7>
			UATA_DD_R<6..0>
			UATA_DA_R<2..0>
			UATA_CS0_L_R
			UATA_CS1_L_R
			UATA_DMACK_L_R
			UATA_HSTROBE_R
			UATA_STOP_R
			UATA_RESET_L_R

PLACE UATA TERMINATION RESISTORS NEAR JC901 CONNECTOR

DIOR- :HDMARDY- :HSTROBE >

DIOW- :STOP >

SPARE
RPC704
33
3 RPA4P
5%
1/16W
SM-LP



Page Notes

Power aliases required by this page:
- _PPIV2_PWRON_DISK

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)

Net Spacing Type: SATA

Line To Line: 0.38mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.25mm outer
Primary Max Sep: 0.23mm inner
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm




NOTE: Target differential impedance for SATA data pairs is 100 ohms.

4-29-05
AS OF TODAY THIS PAGE FOR M33 IS NOT SYNC WITH Q63.
RPAK PINS WERE REMAPPED FOR BETTER ROUTING AROUND UATA CONNECTOR.




Shasta Disk
SYNC_MASTER=M33-DC
SYNC_DATE=06/20/2005

SATA CONNECTOR



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST
129 127 8 UATA_DD<15..8>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DD<7>	UATA_DD7	UATA_NETPH	UATA_NETSPA		
129 127 9 UATA_DD<6..0>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 8 UATA_DA<2..0>	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_CS0_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_CS1_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_HSTROBE	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMACK_L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA_RESET_L	UATA_RESET_L	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DSTROBE_R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMARQ_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA_INTRO_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
UATA FROM RPAKS TO JC901					
127 UATA_DD R<15..8>	UATA_NETPH	UATA_NETSPA			
127 UATA_DD R<7>	UATA_NETPH	UATA_NETSPA			
127 UATA_DD R<6..0>	UATA_NETPH	UATA_NETSPA			
127 UATA_DA R<2..0>	UATA_NETPH	UATA_NETSPA			
127 UATA_CS0_L_R	UATA_NETPH	UATA_NETSPA			
127 UATA_CS1_L_R	UATA_NETPH	UATA_NETSPA			
127 UATA_HSTROBE_R	UATA_NETPH	UATA_NETSPA			
127 UATA_STOP_R	UATA_NETPH	UATA_NETSPA			
127 UATA_DMACK_L_R	UATA_NETPH	UATA_NETSPA			
127 UATA_RESET_L_R	UATA_NETPH	UATA_NETSPA			
129 127 UATA_DSTROBE	UATA_NETPH	UATA_NETSPA			
129 127 UATA_DMARQ	UATA_NETPH	UATA_NETSPA			
129 127 UATA_INTRO	UATA_NETPH	UATA_NETSPA			
UATA FROM SHASTA U2300 TO RPAKS					
129 127 SATA_TXD_P1	SATA_TXD1	SATA	SATA		TRUE
129 127 SATA_TXD_N1	SATA_TXD1	SATA	SATA		TRUE
129 127 SATA_TXD_P1_C	SATA_TXD1	SATA	SATA	TXIC	TRUE
129 127 SATA_TXD_N1_C	SATA_TXD1	SATA	SATA	TXIC	TRUE
129 127 SATA_RXD_N1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_P1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_N1	SATA_RXD1	SATA	SATA	RXIC	TRUE
129 127 SATA_RXD_P1	SATA_RXD1	SATA	SATA	RXIC	TRUE

M33 PATA CONNECTOR



4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGNMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA). BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE. UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

4-8-05
NOTES FOR SHARED PAGE 127
FOR M23/M33 CREATE A WIDE SHAPE FOR PP1V2_SATA_VDD AND THEN NECK DOWN TO THE DEFAULT VALUE WHEN NECESSARY. THE WIDTH/NECK PROPERTIES ON PAGE 127 ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.
PP1V2_ALL REG. IS SET TO BE 1.22V TO 1.23V AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL HELP MITIGATE THE LOSS ACROSS THE Q1306 FET SI3326DV.

4-12-05.
UPDATED AC COUPLING CAPS FOR SATA JC900.
ADDED DECOUPLING CAPS FOR JC901 PP5V_PATA NET.

Disk Connectors
SYNC_MASTER=M33-DC
SYNC_DATE=06/20/2005

PLACE THESE SERIES TERM CLOSE TO DRIVER: SB/SHASTA

SHASTA -> VESTA

131 9	ENET_TXD_R<0>	I59	MAKE_BASE=TRUE	ENET_TXD<0>	9 131 132
131 9	ENET_TXD_R<1>	I60	MAKE_BASE=TRUE	ENET_TXD<1>	9 131 132
131 9	ENET_TXD_R<2>	I61	MAKE_BASE=TRUE	ENET_TXD<2>	9 131 132
131 9	ENET_TXD_R<3>	I62	MAKE_BASE=TRUE	ENET_TXD<3>	9 131 132
131 9	ENET_TXD_R<4>	I63	MAKE_BASE=TRUE	ENET_TXD<4>	9 131 132
131 9	ENET_TXD_R<5>	I64	MAKE_BASE=TRUE	ENET_TXD<5>	9 131 132
131 9	ENET_TXD_R<6>	I65	MAKE_BASE=TRUE	ENET_TXD<6>	9 131 132
131 9	ENET_TXD_R<7>	---	MAKE_BASE=TRUE	ENET_TXD<7>	9 131 132
131 9	ENET_TX_EN_R	I66	MAKE_BASE=TRUE	ENET_TX_EN	9 131 132
131 9	ENET_TX_ER_R	---	MAKE_BASE=TRUE	ENET_TX_ER	9 131 132
131	ENET_CLK125M_GTX_R	I68	MAKE_BASE=TRUE	ENET_CLK125M_GTX	131 132
131	ENET_MDIO_R	I69	MAKE_BASE=TRUE	ENET_MDIO	131 132

PLACE THESE SERIES TERM CLOSE TO DRIVER: VESTA

VESTA -> SHASTA

I84					
132	ENET_CLK125M_GBE_REF_R	---	MAKE_BASE=TRUE	ENET_CLK125M_GBE_REF	131
I70					
132	ENET_CLK25M_TX_R	---	MAKE_BASE=TRUE	ENET_CLK25M_TX	131
I71					
132	ENET_CLK125M_RX_R	---	MAKE_BASE=TRUE	ENET_CLK125M_RX	131
I72					
132 131 9	ENET_RXD_R<0>	I73	MAKE_BASE=TRUE	ENET_RXD<0>	9 131
132 131 9	ENET_RXD_R<1>	I74	MAKE_BASE=TRUE	ENET_RXD<1>	9 131
132 131 9	ENET_RXD_R<2>	I75	MAKE_BASE=TRUE	ENET_RXD<2>	9 131
132 131 9	ENET_RXD_R<3>	I76	MAKE_BASE=TRUE	ENET_RXD<3>	9 131
132 131 9	ENET_RXD_R<4>	I77	MAKE_BASE=TRUE	ENET_RXD<4>	9 131
132 131 9	ENET_RXD_R<5>	I78	MAKE_BASE=TRUE	ENET_RXD<5>	9 131
132 131 9	ENET_RXD_R<6>	I79	MAKE_BASE=TRUE	ENET_RXD<6>	9 131
132 131 9	ENET_RXD_R<7>	---	MAKE_BASE=TRUE	ENET_RXD<7>	9 131
I80					
132 131	ENET_RX_DV_R	I81	MAKE_BASE=TRUE	ENET_RX_DV	131
132 131	ENET_RX_ER_R	---	MAKE_BASE=TRUE	ENET_RX_ER	131
I82					
132 131	ENET_COL_R	I83	MAKE_BASE=TRUE	ENET_COL	131
132 131	ENET_CRS_R	---	MAKE_BASE=TRUE	ENET_CRS	131

ENET SERIES TERM

SYNC_MASTER=FINO-M23

SYNC_DATE=08/26/2005



051-6863 H

130 154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
E27	0.38mm SPACING	ENET_CLK25M_TX 130 131
E28	0.38mm SPACING	ENET_CLK125M_RX 130 131
E29	0.38mm SPACING	ENET_CLK125M_GBE_REF 130 131
E30	0.38mm SPACING	ENET_CLK125M_GTX 130 132
E31	0.38mm SPACING	ENET_CLK125M_GTX_R 130 131
E32	ENET_FW_2X	ENET_RXD_R<7..0> 9 130 132
E33	ENET_FW_3X	ENET_RX_DV_R 130 132
E34	ENET_FW_3X	ENET_RX_ER_R 130 132
E35	ENET_FW_2X	ENET_RXD<7..0> 9 130 131
E36	ENET_FW_3X	ENET_RX_DV 130 131
E37	ENET_FW_3X	ENET_RX_ER 130 131
E38	ENET_FW_2X	ENET_TXD<7..0> 9 130 131
E39	ENET_FW_3X	ENET_TX_EN_R 9 130 131
E40	ENET_FW_3X	ENET_TX_ER_R 9 130 131
E41	ENET_FW_2X	ENET_TXD<7..0> 9 130 132
E42	ENET_FW_3X	ENET_TX_EN 9 130 132
E43	ENET_FW_3X	ENET_TX_ER 9 130 132
E44	ENET_FW_3X	ENET_CR_S_R 130 132
E45	ENET_FW_3X	ENET_COL_R 130 132
E46	ENET_FW_3X	ENET_CR_S 130 131
E47	ENET_FW_3X	ENET_COL 130 131
E48	ENET_FW_3X	ENET_MDC 131 132
E49	ENET_FW_3X	ENET_MDIO 130 131 132
E50	ENET_FW_3X	ENET_MDIO_R 130 131
E51	ENET_FW_3X	R8405_1 131
E52	ENET_FW_3X	R8405_2 131
E53	ENET_FW_3X	R8407_2 131

Page Notes

Power aliases required by this page: (NONE)
Signal aliases required by this page: (NONE)
BOM options provided by this page: (NONE)



TABLE_6_HEAD	TABLE_6_ITEM	TABLE_6_ITEM	TABLE_6_ITEM	TABLE_6_ITEM
	116S0004	1	RES,0-OHM,402,5%	RD103
	116S0004	3	RES,0-OHM,402,5%	RD104,RD105,RD106
	116S0004	3	RES,0-OHM,402,5%	RD104,RD108,RD106
	116S0030	1	RES,33-OHM,402,5%	RD107

Shasta Ethernet

SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
1312	0.38mm SPACING	ENET_CLK125M_GBE_REF_R 130 132
1313	0.38mm SPACING	ENET_CLK125M_RX_R 130 132
1314	0.38mm SPACING	ENET_CLK25M_TX_R 130 132
1315	ENET	ENET_MDI0 ENET MDI P<0> 132 136
1316	ENET	ENET_MDI0 ENET MDI N<0> 132 136
1317	ENET	ENET_MDI1 ENET MDI P<1> 132 136
1318	ENET	ENET_MDI1 ENET MDI N<1> 132 136
1319	ENET	ENET_MDI2 ENET MDI P<2> 132 136
1320	ENET	ENET_MDI2 ENET MDI N<2> 132 136
1321	ENET	ENET_MDI3 ENET MDI P<3> 132 136
1322	ENET	ENET_MDI3 ENET MDI N<3> 132 136
1323	0.38mm SPACING	VESTA_CLK25M_XTALI 132
1324	0.38mm SPACING	VESTA_CLK25M_XTALO 132
1325	0.38mm SPACING	VESTA_CLK25M_XTALO_R 132

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Net Spacing Type: ENET

Line To Line: 0.38mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.13mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for ENET data pairs is 100 ohms.



131 130	ENET_CLK125M_GTX	ARROW	A4	IPD	SEE_TABLE
131 130 9	ENET_TXD<0>	ARROW	B6	IPD	
131 130 9	ENET_TXD<1>	ARROW	C6	IPD	
131 130 9	ENET_TXD<2>	ARROW	C7	IPD	
131 130 9	ENET_TXD<3>	ARROW	D6	IPD	
131 130 9	ENET_TXD<4>	ARROW	E6	IPD	
131 130 9	ENET_TXD<5>	ARROW	C5	IPD	
131 130 9	ENET_TXD<6>	ARROW	B5	IPD	
131 130 9	ENET_TXD<7>	ARROW	A5	IPD	
131 130 9	ENET_TX_EN	ARROW	B4	IPD	
131 130 9	ENET_TX_ER	ARROW	C4	IPD	
131 130	ENET_MDC	ARROW	Q1	IPD	
131 130	ENET_MDIO	ARROW	Q2	IPU	
131 130 9	ENET_RXD_R<0>	ARROW	F4	IPD	
131 130 9	ENET_RXD_R<1>	ARROW	F5	IPD	
131 130 9	ENET_RXD_R<2>	ARROW	E5	IPD	
131 130 9	ENET_RXD_R<3>	ARROW	E4	IPD	
131 130 9	ENET_RXD_R<4>	ARROW	E3	IPD	
131 130 9	ENET_RXD_R<5>	ARROW	D5	IPD	
131 130 9	ENET_RXD_R<6>	ARROW	D4	IPD	
131 130 9	ENET_RXD_R<7>	ARROW	D3	IPD	
130 131	ENET_RX_DV_R	ARROW	D2	IPD	
130 131	ENET_RX_ER_R	ARROW	C2	IPD	
130 131	ENET_COL_R	ARROW	F3	IPD	
130 131	ENET_CR_S_R	ARROW	G3	IPD	
9	TP_VESTA_RBC0	ARROW	A3	IPD	
9	TP_VESTA_RBC1	ARROW	B3	IPD	
132 136	ENET_MDI_P<0>	ARROW	R4	IPD	
132 136	ENET_MDI_N<0>	ARROW	R5	IPD	
132 136	ENET_MDI_P<1>	ARROW	R7	IPD	
132 136	ENET_MDI_N<1>	ARROW	R6	IPD	
132 136	ENET_MDI_P<2>	ARROW	R8	IPD	
132 136	ENET_MDI_N<2>	ARROW	R9	IPD	
132 136	ENET_MDI_P<3>	ARROW	R11	IPD	
132 136	ENET_MDI_N<3>	ARROW	R10	IPD	
24	ENET_ENERGYDET	ARROW	D10	IPD	TERMINATION OFF PAGE
9	TP_VESTA_AN_EN	ARROW	C10	IPD	
9	TP_VESTA_TXC_RXC_DELAY	ARROW	A8	IPD	
9	TP_VESTA_LINK1_L	ARROW	A10	IPD	
9	TP_VESTA_LINK2_L	ARROW	B11	IPD	
9	TP_VESTA_FDXLED_L	ARROW	B10	IPD	
136	TP_VESTA_XMLED_L	ARROW	B12	IPU	
136	TP_VESTA_ACTLED_L	ARROW	A11	IPU	
9	VESTA_RDAC1_PD	ARROW	R1	IPD	



Vesta Config Straps:



PHYA<.0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)
EN_10B - TBI Interface Select 1 - TBI/RTBI Mode 0 - GMII/RGMII Mode (Internal Pull-down)	HUB - Repeater Select Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down)
RGMIEN - RGMII Enable 1 - RGMII/RTBI Mode 0 - GMII/TBI Mode (Internal Pull-down)	ER - Edge Rate Select 1 - Rise time approx. 5 ns 0 - Rise time approx. 4 ns (Internal Pull-down)
FDX - Full-Duplex Select Sets manual duplex mode bit (Internal Pull-up)	AN_EN - Auto-Negotiation Select 1 - Auto-negotiation enabled 0 - Auto-negotiation disabled (Internal Pull-up)
F1000 - Speed Select See table below (Internal Pull-up)	TXC_RXC_DELAY 1 - If RGMII Mode enabled, RXC clock and GTXCLK are delayed by 1.9 ns 0 - No clock delay (Internal Pull-down)
SPD0 - Speed Select See table below (Internal Pull-down)	
AN_EN F1000 SPD0 Description	
0 0 0	Force 10BASE-T
0 0 1	Force 100BASE-TX
0 1 X	Force 1000BASE-T (test use only)
1 0 0	Auto-negotiate advertise 10BASE-T
1 0 1	Auto-negotiate advertise 10/100BASE-TX
1 1 0	Auto-negotiate advertise 10/100/1000BASE-T
1 1 1	Auto-negotiate advertise 1000BASE-T

Vesta Ethernet PHY
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NET_PHYSICAL_TYPE	NET	NET MDI P<0>	132 136
E27	ENET	ENET MDI P<0>	132 136
E28	ENET	ENET MDI N<0>	132 136
E29	ENET	ENET MDI P<1>	132 136
E30	ENET	ENET MDI N<1>	132 136
E31	ENET	ENET MDI P<2>	132 136
E32	ENET	ENET MDI N<2>	132 136
E33	ENET	ENET MDI P<3>	132 136
E34	ENET	ENET MDI N<3>	132 136

TABLE_6_HEAD	TABLE_6_ITEM	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
	514-0253	1	JD600	CRITICAL	17_INCH_LCD
	514-0254	1	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDS ON TOP SIDE OF BOARD



ETHERNET CONNECTOR
 SYNC_MASTER=FINO-M23 SYNC_DATE=08/26/2005

051-6863 H

136 154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	ENET_FW_2X	FW_DATA<7..0>
	ENET_FW_3X	FW_CTL_S<1..0>
	ENET_FW_3X	FW_CTL<1..0>
	ENET_FW_2X	FW_DATA_R<7..0>
	ENET_FW_3X	FW_CTL_R<1..0>
	ENET_FW_3X	FW_LPS
	ENET_FW_3X	FW_LREQ
	ENET_FW_3X	FW_PINT
	0.38mm_SPACING	FW_CLK98M_LCLK
	0.38mm_SPACING	FW_CLK98M_PCLK
	0.38mm_SPACING	FW_CLK98M_LCLK_R

Page Notes

Power aliases required by this page:


- _PP2V5_PWRON_SB

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

(NONE)



119 138 FW_CLK98M_PCLK P2
119 138 FW_PINT P3



Shasta FireWire

SYNC_MASTER=Q63

SYNC_DATE=08/26/2005

051-6863 H

138 154

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
(PROVIDED BY LINE PAGE)		0.38mm SPACING	
	FW	FW	FW_TPA0
	FW	FW	FW_TPA0
	FW	FW	FW_TPB0
	FW	FW	FW_TPB0
	FW	FW	FW_TPA1
	FW	FW	FW_TPA1
	FW	FW	FW_TPB1
	FW	FW	FW_TPB1
	FW	FW	FW_TPA2
	FW	FW	FW_TPA2
	FW	FW	FW_TPB2
	FW	FW	FW_TPB2
		0.38mm SPACING	VESTA_CLK24M_XTALI
		0.38mm SPACING	VESTA_CLK24M_XTALO
		0.38mm SPACING	VESTA_CLK24M_XTALO_R
	FW_CTL		FW_CTL_S<1..0>
	FW_CTL		FW_CTL<1..0>
	FW_CTL		FW_CTL_R<1..0>

Page Notes

Power aliases required by this page:
 - =PPFW_PHY
 - =PP3V3_FW
 - =PP3V3_ENETFW
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - VESTA_DS_ONLY_ENO
 If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
 - VESTA_PWR_CLASS_0
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.


Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.

VESTA CONFIG STRAPS:

FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS
 1 - Sets Power Class to 0x4
 0 - Sets Power Class to 0x0
 (Internal Pull-up)

FW_DS_ONLY_PO - PORT 0 DATA/STROBE
 1 - Port 0 Data/Strobe mode only
 0 - Port 0 Bilingual mode
 (Internal Pull-down)




Vesta FireWire PHY
 SYNC_MASTER=Q63 SYNC_DATE=08/26/2005

NET TYPE			
SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
FW	FW	FW_TPA0_FL	FW PORT0 TPA P_FL 140
FW	FW	FW_TPA0_FL	FW PORT0 TPA N_FL 140
FW	FW	FW_TPB0_FL	FW PORT0 TPB P_FL 140
FW	FW	FW_TPB0_FL	FW PORT0 TPB N_FL 140
FW	FW	FW_TPA1_FL	FW PORT1 TPA P_FL 140
FW	FW	FW_TPA1_FL	FW PORT1 TPA N_FL 140
FW	FW	FW_TPB1_FL	FW PORT1 TPB P_FL 140
FW	FW	FW_TPB1_FL	FW PORT1 TPB N_FL 140

=PP12V ALL FW
8 WATTS MAX
12 VOLTS

Termination


Place close to FireWire PHY




3rd TPA/TPB pair unused

ESD Rail




CALCULATION = 220 OHMS, THERE'S ALREADY A 215 IN THE DESIGN, SO I'M USING 215 INSTEAD



[LATE VG NOTES]
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



FIREWIRE CONNECTORS			
TABLE_6_HEAD	TABLE_6_ITEM	TABLE_6_ITEM	TABLE_6_ITEM
CON,1394A	7 DEGREES	JE000	CRITICAL
CON,1394A	7 DEGREES	JE001	CRITICAL
CON,1394A	7 DEGREES	JE000	CRITICAL
CON,1394A	7 DEGREES	JE001	CRITICAL

TABLE_6_HEAD	TABLE_6_ITEM	TABLE_6_ITEM	TABLE_6_ITEM
CON,1394A	7 DEGREES	JE000	CRITICAL
CON,1394A	7 DEGREES	JE001	CRITICAL
CON,1394A	7 DEGREES	JE000	CRITICAL
CON,1394A	7 DEGREES	JE001	CRITICAL

DESIGNED WITH INTENTION TO RESIZE FUSE LIMITS EQUAL FW SPEC 1.5A LIMIT


POSSIBLE CURRENT SHARING SCENARIO
KCL = CABLE POWER + SYSTEM POWER = > 1.5 AMPS

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_4
	USB2	USB2_S	USB2_4
	0.38mm SPACING		NEC_CLK30M_XT1
	0.38mm SPACING		NEC_CLK30M_XT2
	0.38mm SPACING		NEC_CLK30M_XT2_R

Q63 USB PORT ALLOCATION
 REAR USB (PORT #0)
 FRONT PANEL USB (PORT #1)
 REAR USB (PORT #2)
 REAR USB (PORT #3)

Page Notes

Power aliases required by this page: - PP3V3_PWRON_USB
Signal aliases required by this page: (NONE)
BOM options provided by this page: (NONE)
Net Spacing Type: USB2
Line To Line: 0.50mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.19mm
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm
NOTE: Target differential impedance for USB2 data pairs is 90 ohms.



SHASTA
 U2300
 SHASTA
 V1.1
 BGA-LP

- P7 TP_SB<0>
- P8 TP_SB<1>
- R3 TP_SB<2>
- R4 TP_SB<3>
- R5 TP_SB<4>
- R6 TP_SB<5>
- R7 TP_SB<6>
- R8 TP_SB<7>
- T1 TP_SB<8>
- T2 TP_SB<9>
- T3 TP_SB<10>
- T4 TP_SB<11>
- T5 TP_SB<12>
- T6 TP_SB<13>
- T7 TP_SB<14>
- T8 TP_SB<15>
- U1 TP_SB<16>
- U2 TP_SB<17>
- U3 TP_SB<18>
- U4 TP_SB<19>
- U5 TP_SB<20>
- U6 TP_SB<21>
- V1 TP_SB<22>
- V2 TP_SB<23>
- V3 TP_SB<24>
- V4 TP_SB<25>
- W1 TP_SB<26>
- W3 TP_SB<27>
- Y1 TP_SB<28>
- Y3 TP_SB<29>

USB Host Interfaces
 SYNC_MASTER=FINO-M23
 SYNC_DATE=08/26/2005

Page Notes

Power aliases required by this page:
 - _PP5V_PWRON_USB
 - _PP5V_PWRON_UDASH
 - _PP3V3_PWRON_UDASH
 - _PP3V3_PWRON_BT

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.


142 USB2_PWREN<0> == TP USB2_PWREN<0> <6>
 MAKE_BASE=TRUE

142 USB2_PWREN<1> == TP USB2_PWREN<1> <6>
 MAKE_BASE=TRUE

142 USB2_PWREN<2> == TP USB2_PWREN<2> <6>
 MAKE_BASE=TRUE

142 USB2_PWREN<3> == TP USB2_PWREN<3> <6>
 MAKE_BASE=TRUE

142 USB2_PWREN<4> == TP USB2_PWREN<4> <6>
 MAKE_BASE=TRUE



TABLE_6_HEAD


TABLE_6_ITEM

514-0294	3	USB RECEPTACLE,4P,UB1123-M23B-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0295	3	USB RECEPTACLE,4P,UB1123-M33B-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED	USB2	USB2_PORT1_F	USB2
BY	USB2	USB2_PORT1_F	USB2
USB	USB2	USB2_PORT2_F	USB2
CONTROLLER	USB2	USB2_PORT2_F	USB2
	USB2	USB2_PORT3_F	USB2
	USB2	USB2_PORT3_F	USB2
	USB2	USB2_HUB_F	USB2
	USB2	USB2_HUB_F	USB2
	USB2	USB2_BNDI_F	USB2
	USB2	USB2_BNDI_F	USB2
	USB2	USB2_0_IC	USB2
	USB2	USB2_0_IC	USB2
	USB2	USB2_1_IC	USB2
	USB2	USB2_1_IC	USB2
	USB2	USB2_2_IC	USB2
	USB2	USB2_2_IC	USB2
	USB2	USB2_3_IC	USB2
	USB2	USB2_3_IC	USB2
	USB2	USB2_4_IC	USB2
	USB2	USB2_4_IC	USB2

DUE TO THESE NETS ARE ON A Q63 SHARED PAGE 124, THESE PROPERTIES FOR M23/M33 WERE PLACED ON THIS PAGE.

External USB Ports




USB Device Interfaces

SYNC_MASTER=FINO-M23 SYNC_DATE=09/20/2005

4-14-05
 PLACE CE343, CE344 & LE340
 NEAR JE350 PIN 14 IN THE
 ORDER LISTED, AND NOT ON
 BOTH SIDES OF THE PIN.

TABLE_6_HEAD
 TABLE_6_ITEM
 338S0257 1 USX2006-NU-01 CUSTOM MASK UE400 CRITICAL CARD_READER




Flash Media Ctrl
 SYNC_MASTER=FINO-M23 SYNC_DATE=09/27/2005

IF USING THE CARD READER, MUST CHANGE THESE BOM OPTIONS TO:

TABLE_6_HEAD

TABLE_6_ITEM

512S0010	1	CONN, MEDIA CARD M23	JE500	CRITICAL	CARD_READER	17_INCH_LCD
512S0012	1	CONN, MEDIA CARD M33	JE500	CRITICAL	CARD_READER	20_INCH_LCD



WRITE PROTECT AND CARD DETECT SWITCHES

CARD STATUS	WRITE PROTECT	WRITE ENABLE	CARD DETECT
NOT INSERTED	OPEN	OPEN	OPEN
FULLY INSERTED	OPEN	CLOSE	CLOSE

Flash Connector


SYNC_MASTER=FINO-M23

SYNC_DATE=09/27/2005

051-6863 H

145 154

AUDIO CODEC
APPLE P/N 353S0933



AUDIO: CODEC

SYNC_MASTER=FINO-SO


SYNC_DATE=10/07/2005

051-6863 H

147 154

LINE IN PSEUDO-DIFFERENTIAL AMP


AV= 0.49



AUDIO: LINE INPUT AMP
 SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005


LINE OUT LOW-PASS FILTER

FC = 37 KHZ, HO = -1.4



LINE OUT AMP

APPLE P/N 353S0687



AUDIO: LINE OUT AMP
 SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

051-6863 H

150 154


NET SPACING TYPE=AUDIO
DIFFERENTIAL PAIR=AUD_SPKRAMP_PWR
MIN_LINE_WIDTH=1MM
MIN_NECK_WIDTH=0.30MM
VOLTAGE=12V

LF200
FERR-250-OHM


NET SPACING TYPE=AUDIO
MIN_LINE_WIDTH=1MM
MIN_NECK_WIDTH=0.30MM
VOLTAGE=12V

SPEAKER AMP

APPLE P/N 353S0680






GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS



AUDIO: SPEAKER AMP
SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

051-6863 H
152 154



TABLE_5_HEAD

CRITICAL	TABLE_5_ITEM	TABLE_5_ITEM	TABLE_5_ITEM	TABLE_5_ITEM
CRITICAL	514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300
CRITICAL	514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303
CRITICAL	514-0260	1	LINE IN CONNECTOR, 5.5 DEG	JF300
CRITICAL	514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303

AUDIO: CONNECTORS
 SYNC_MASTER=FINO-SO SYNC_DATE=10/07/2005

