

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
F		412044	PRODUCTION RELEASED	11/29/05	?

MLB, Q41C

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table Of Contents	N/A	N/A
2	2	Board Information	N/A	N/A
3	3	System Block Diagram	MARIAS	08/24/2005
4	4	Power Block Diagram	MARIAS	08/24/2005
5	5	Revision History	N/A	N/A
6	6	Q41C Pin Swaps	N/A	N/A
7	7	Functional Test Points	MARIAS	08/24/2005
8	8	I2C Connections	MARIAS	08/24/2005
9	9	JTAG Connections	MARIAS	08/24/2005
10	10	Power Synonyms	MARIAS	08/24/2005
11	11	Signal Synonyms	MARIAS	08/24/2005
12	12	Power Inputs	MARIAS	08/24/2005
13	13	Battery Charger	MARIAS	08/24/2005
14	14	12.8V PBUS/PMU Supplies	MARIAS	08/24/2005
15	15	5V/3.3V Supplies	MARIAS	08/24/2005
16	16	1.8V/1.5V Supplies	MARIAS	08/24/2005
17	17	2.5V Supply	MARIAS	08/24/2005
18	19	Vesta Power & Misc	MARIAS	08/24/2005
19	21	I2 Power	MARIAS	08/24/2005
20	22	I2 Power Supplies	MARIAS	08/24/2005
21	23	I2 Supplemental	MARIAS	08/24/2005
22	24	I2 Miscellaneous	MARIAS	08/24/2005
23	25	PCI Clock Buffer	MARIAS	08/24/2005
24	26	LEDs/Reset/Debug	MARIAS	08/24/2005
25	27	Power Management Unit (PMU05)	MARIAS	08/24/2005
26	29	Power Sequencing	MARIAS	08/24/2005
27	30	Fan Controller	MARIAS	08/24/2005
28	31	ALS Support	MARIAS	08/24/2005
29	32	Sudden Motion Sensor	MARIAS	08/24/2005
30	33	Q41C Internal I/O I	N/A	N/A
31	34	Q41C Internal I/O II	N/A	N/A
32	35	I2 Processor Interface	MARIAS	08/24/2005
33	36	A8 MaxBus (CPU0)	MARIAS	08/24/2005
34	37	A8 Configuration Straps	MARIAS	08/24/2005
35	38	A8 Power (CPU0)	MARIAS	08/24/2005
36	39	CPU VCore Supply	MARIAS	08/24/2005
37	46	CPU AVDD Supply	MARIAS	08/24/2005
38	47	I2 Memory Interface	MARIAS	08/24/2005
39	48	Memory Series Termination	MARIAS-NDIFF	N/A
40	50	DDR2 SO-DIMM Slot A	MARIAS-MDIFF	N/A

PDF	CSA	CONTENTS	SYNC MASTER	DATE
41	52	DDR2 SO-DIMM Slot B	MARIAS-MDIFF	N/A
42	55	M11 Frame Buffer Constraints	MARIAS	08/24/2005
43	56	I2 AGP Interface	MARIAS	08/24/2005
44	57	GPU (M11) AGP Interface	MARIAS	08/24/2005
45	58	GPU VCore Supply	MARIAS	08/24/2005
46	59	GPU (M11) Core Power	MARIAS	08/24/2005
47	60	GPU (M11) I/O Power	MARIAS	08/24/2005
48	61	GPU (M11) Frame Buffer I/F	MARIAS	08/24/2005
49	62	GPU Frame Buffer A	MARIAS	08/24/2005
50	63	GPU Frame Buffer B	MARIAS	08/24/2005
51	64	GPU (M11) GPIOs/Straps	MARIAS	08/24/2005
52	65	GPU (M11) Clocks/Misc	MARIAS	08/24/2005
53	66	GPU (M11) DVI/DAC Outputs	MARIAS	08/24/2005
54	67	Lower TMDS Transmitter	MARIAS	08/24/2005
55	68	Upper TMDS Transmitter	MARIAS	08/24/2005
56	69	Internal Display Conns	MARIAS	08/24/2005
57	70	External Display Conns	MARIAS-PDIFF	06/02/2005
58	71	BootROM	MARIAS	08/24/2005
59	72	I2 PCI Interface	MARIAS	08/24/2005
60	73	Q85 AIRPORT/BT CONN	MARIAS-MDIFF	N/A
61	74	Cardbus	MARIAS	08/24/2005
62	75	NEC USB2	MARIAS	08/24/2005
63	81	I2 UATA Interface	MARIAS	08/24/2005
64	82	HDD/ODD Connectors	MARIAS-PDIFF	06/02/2005
65	84	I2 Ethernet Interface	MARIAS	08/24/2005
66	85	Vesta Ethernet PHY	MARIAS	08/24/2005
67	86	Ethernet Connector	N/A	N/A
68	88	I2 FireWire Interface	MARIAS	08/24/2005
69	89	Vesta FireWire PHY	MARIAS	08/24/2005
70	90	FireWire Ports	MARIAS-PDIFF	06/02/2005
71	91	FireWire Series Term	MARIAS	08/24/2005
72	92	I2 USB Interface	MARIAS	08/24/2005
73	93	NEC USB2 Interface	MARIAS	08/24/2005
74	100	Audio Board Connector	N/A	N/A
75	110	Spacing & Physical Constraints	MARIAS	08/24/2005
76	111	Spacing & Physical Constraints 2	MARIAS	08/24/2005
77	112	Cross Reference Page		
78	113	Cross Reference Page		
79	114	Cross Reference Page		
80	115	Cross Reference Page		

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-6839	1	SCHEM,BOZEMAN,Q41C	SCH1		
820-1810	1	PCBF,BOZEMAN,Q41C	PCB1	CRITICAL	
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:SYV]	CRITICAL	EEE_SYV
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:TML]	CRITICAL	EEE_TML
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:USH]	CRITICAL	EEE_USH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:USJ]	CRITICAL	EEE_USJ

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx : _____		DRAPTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____		ENG APPD	MFG APPD		
x.xxx : _____		QA APPD	DESIGNER		
ANGLES : _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				051-6839	REV. F
				SHT 1 OF 115	

Design-Specific Rules

TABLE_SPACING_RULE	STANDARD	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT
BGA_P1MM	10	*	0.10 MM	1.25 MM	0.1 MM	12.5 MM
BGA_P2MM	20	*	0.20 MM	1.25 MM	0.1 MM	12.5 MM
DEFAULT	*	0.1 MM	2.5 MM	0.15 MM	10.0 MM	15.0 MM

TABLE_SPACING_ASSIGNMENT

TABLE_SPACING_ASSIGNMENT	*	1MM	BGA_P1MM
AGP_STB	*	1MM	BGA_P2MM
CLOCK	*	1MM	BGA_P2MM
RAM_DIFF	*	1MM	BGA_P2MM

TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE	STANDARD	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT
DEFAULT	*	Y	0.100 MM	0.100 mm	1.25 MM

Layer-specific rules for 90-ohm differential impedance

TABLE_SPACING_RULE	90_OHM_DIFF	TOP,BOTTOM	2.5 MM	0.200 MM	2.5 MM	1.0 MM
TABLE_SPACING_RULE	90_OHM_DIFF	*	2.5 MM	0.200 MM	2.5 MM	1.0 MM

TABLE_PHYSICAL_RULE	90_OHM_DIFF	TOP,BOTTOM	Y	0.118 MM	0.1 MM	5 MM
TABLE_PHYSICAL_RULE	90_OHM_DIFF	*	Y	0.125 MM	0.1 MM	5 MM

Layer-specific rules for 100-ohm differential impedance

TABLE_SPACING_RULE	100_OHM_DIFF	TOP,BOTTOM	2.5 MM	0.200 MM	2.5 MM	1.0 MM
TABLE_SPACING_RULE	100_OHM_DIFF	*	2.5 MM	0.200 MM	2.5 MM	1.0 MM

TABLE_PHYSICAL_RULE	100_OHM_DIFF	TOP,BOTTOM	Y	0.092 MM	0.1 MM	5 MM
TABLE_PHYSICAL_RULE	100_OHM_DIFF	*	Y	0.100 MM	0.1 MM	5 MM

Layer-specific rules for 110-ohm differential impedance

TABLE_SPACING_RULE	110_OHM_DIFF	TOP,BOTTOM	2.5 MM	0.330 MM	2.5 MM	1.0 MM
TABLE_SPACING_RULE	110_OHM_DIFF	*	2.5 MM	0.300 MM	2.5 MM	1.0 MM

TABLE_PHYSICAL_RULE	110_OHM_DIFF	TOP,BOTTOM	Y	0.080 MM	0.1 MM	5 MM
TABLE_PHYSICAL_RULE	110_OHM_DIFF	*	Y	0.085 MM	0.1 MM	5 MM

Portable-specific Override Rules

TABLE_SPACING_RULE	AGP	201	*	0.2 MM
TABLE_SPACING_RULE	AGP_STB	251	*	0.25 MM
TABLE_SPACING_RULE	VGA	151	*	0.15 MM
TABLE_SPACING_RULE	TV	151	*	0.15 MM


TABLE_PHYSICAL_RULE	VGA	*	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE
TABLE_PHYSICAL_RULE	TV	*	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE

BOM OPTIONS

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7017	PCBA,MLB,BESTMHZ,BOZEMAN,VRAM_S,Q41C	COMMON,ALTERNATE,EEE_SV,GPU_LF,VRAM_SAMSUNG,gQ41C,gCommon
630-7186	PCBA,MLB,BESTMHZ,BOZEMAN,VRAM_H,Q41C	COMMON,ALTERNATE,EEE_TML,GPU_LF,VRAM_HYNIX,gQ41C,gCommon
630-7443	PCBA,MLB,BESTMHZ,GPU_EUT,VRAM_S,PB17	COMMON,ALTERNATE,EEE_USH,GPU_EUTECTIC,VRAM_SAMSUNG,gQ41C,gCommon
630-7444	PCBA,MLB,BESTMHZ,GPU_EUT,VRAM_H,PB17	COMMON,ALTERNATE,EEE_USJ,GPU_EUTECTIC,VRAM_HYNIX,gQ41C,gCommon

BOM GROUP	BOM OPTIONS
gCommon	5V_HD_LOGIC, BACKUP_BATT, CPU_A7PM, I2_FW_BETA, I2_MAXBUS_50OHM, MAXBUS_1V8, gCommon1
gCommon1	MMM_ACCEL_KIONIX, GPU_PWRPLAY, GPU_SS, GPU_LVDDR_2V8, GPU_MEMIO_1V8, gCommon2
gCommon2	I2_REV1_NOT, I2_MAXBUS_FBCLK_MATCHED, I2_AGP_FBCLK_MATCHED, I2_PCI_FBCLK_MATCHED, gCommon3
gCommon3	CPU_VCORE_2STATES, I2_MAXBUS_166MHZ, CPU0_BUSRATIO_10.0X, I2VCORE_1V5, I2VCORE_BURST, gCommon4
gCommon4	VESTA_PORT2_DISABLE, DVO_1V8, TMD5_DUAL, VCORE_OFFSET, VCORE_OFFSET_SW, gUSB
gUSB	USB2_NEC, USB1P1_NEC, TPAD_SEQ_PMU
gQ41C	Q41C_PARTS, A7PM_1P67_LGA, BOOTROM_PROG, PMU_PROG, MAXBUS_TBEN_SYNC, gQ41CVcore
gQ41CVcore	CPU0_VCORE_1V30, Q41, CPU0_AVDD_1V30

CHASSIS GND CONNECTIONS



Layer-specific rules for 60-ohm single-ended impedance


TABLE_PHYSICAL_RULE	60_OHM_SE	*	Y	0.076 MM	=50_OHM_SE	=50_OHM_SE
---------------------	-----------	---	---	----------	------------	------------

Layer-specific rules for 50-ohm single-ended impedance

TABLE_SPACING_RULE	50_OHM_SE	*	Y	0.100 MM	0.100 MM	1.25 MM
--------------------	-----------	---	---	----------	----------	---------

TABLE_PHYSICAL_RULE	50_OHM_SE	*	Y	0.100 MM	0.100 MM	1.25 MM
---------------------	-----------	---	---	----------	----------	---------

TMD5 RETURN CURRENT VIAS




Module Components


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0383	1	IC,ASIC,I2,REV1.2,NB/SB,974 BGA	U2100	CRITICAL	
337S3135	1	IC,PMU05,BLANK,QFP	U2700	CRITICAL	PMU_BLANK
341S1772	1	IC,PMU05,Vxxx,QFP	U2700	CRITICAL	PMU_PROG
337S3277	1	IC,A7PM,R1.6,1.67GHZ,LGA,1.28V,25M,85C	U3600	CRITICAL	A7PM_1P67_LGA
337S3077	1	IC,A8,xxxGHZ	U3600	CRITICAL	CPU_A8
338S0252	1	IC,GPU,M11P	U5700	CRITICAL	GPU_LF
338S0299	1	IC,GPU,M11P,EUTECTIC	U5700	CRITICAL	GPU_EUTECTIC
335S0088	1	BOOTROM,BLANK	U7100	CRITICAL	BOOTROM_BLANK
341S1739	1	IC,BOOTROM,B,Q41C	U7100	CRITICAL	BOOTROM_PROG
343S0356	1	IC,ASIC,VESTA,V1.3,LF	U8500	CRITICAL	
333S0317	4	IC,GDDR SDRAM,2MX32X4,300MHZ,LF FBGA144	U6200,U6250,U6300,U6350	CRITICAL	VRAM_SAMSUNG
333S0314	4	IC,GDDR SDRAM,2MX32X4,300MHZ,LF FBGA144	U6200,U6250,U6300,U6350	CRITICAL	VRAM_HYNIX

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
343S0388	343S0356	?	U8500	v1.4 is alt to v1.3
337S3181	337S3277	A7PM_1P67_LGA	U3600	v1.5 is alt to v1.6

BOARD HOLES



BOARD STACK-UP AND CONSTRUCTION



Board Information

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6839	REV. F
	SCALE NONE	SHT 2 OF	115




System Block Diagram

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	3	115	

POWER SYSTEM ARCHITECTURE



POWER SEQUENCE (CONTROLLED BY PMU)



Power Block Diagram
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	REV.
NONE	4	115	

REVISION HISTORY

PROTO

- 04/05/2005 - Beginning revision history
- Sync'd FB pin swaps from 051-5838
- Pinned out audio connector per flex cable
- 04/07/2005 - Pinned out USB connector per flex cable
- Moved mode pin connector to non-shared page
- Updated chassis ground connections
- 04/11/2005 - Pin swapped DDR2 according to CA050, CA051)
- 04/12/2005 - Changed audio caps to 22K (R0312, CA050, CA051)
- Updated wireless connector pinout according to flex
- Implemented more DDR2 pin swaps
- Implemented pin swaps on FW data lines
- Added R2103 pull-downs
- Corrected most line and neck width properties
- 04/14/2005 - Switched GPU to M11
- 04/15/2005 - Added CPU Vcore mux circuit
- 04/19/2005 - Added NO TEST property to buses between JTAG enabled devices
- Pin swapped FB 1/2 for M11
- 04/20/2005 - Corrected ENET power rail to PWRON instead of RUN (Wake-on-LAN)
- Corrected Vesta reset and Ethernet LOWPWR circuits
- Changed R5880 to 6.34K to take GPU Vcore to 1.3V/1.05V
- Added page 2 and modified pages 11, 35, 81 for design specific pin swaps
- 04/26/2005 - Separated GPU MVRREF into two dividers
- Added 3 uF caps for TMD5 return current
- 04/27/2005 - Added LVDS electrical constraint set properties
- Added 2 0.1uF caps to VCA sync buffers
- Changed MIN_NECK_WIDTH property on TMD5 power rails to 0.2 mm
- Changed sender of debug connector
- Removed C1567 due to MCO violation
- 04/29/2005 - Schematic released as REV 01 for PROTO

EVT

- 05/04/2005 - Added SYNONYMS to allow DVO and USB pull-down pin-swaps
- 05/09/2005 - Added missing pullup to SYS_LID_OPEN
- 05/18/2005 - Added missing pull-down to Vesta LPWR 1394
- Lead-free resistor replacement on page 86
- 05/17/2005 - Various capacitor replacements
- Added Hynix VRAM option and PCBAs
- 05/25/2005 - Added NEC USB2 controller and PCI clock buffer
- Added pullup to BATT0_DET
- 05/26/2005 - Added 2 0.1uF caps to GPU Vcore output
- 05/31/2005 - Corrected USB diff pair and spacing/physical rules on ports
- 06/01/2005 - Corrected caps on firewire v1.1 to 50V
- Various lead-free replacements

DVT

- 06/28/2005 - Added 10K pullup to VIA_REO_L
- Changed R2941 to level shift/pass FET to correct GPU VCore and CPU Vcore power sequencing
- Moved R2943 to SYS_PWRSEN_L to correct trackpad power state in sleep
- Moved R2943 to SYS_PWRSEN_L to correct pumpup problem in sleep
- Changed to USBIP1_NEC_BOMOPTION
- 07/06/2005 - Various Pb-free replacements
- Changed TMS drive strength resistors to 301 ohm, which was built at EVT
- 07/08/2005 - Added FET to allow PMU control of trackpad power sequencing
- 07/09/2005 - Added resistor mux for I2S MAXBUS I/O rail (PWRON vs RUN)
- Changed CPU Vcore to 2-states only (no MUX)
- Removed I2S connection to TSEN (leakage path)
- Changed 32.768kHz crystal to new APN specifying 1uW drive parts
- 07/14/2005 - Added line width constraints to LTL1625 and CPU Vcore gate nodes
- 07/18/2005 - Added external I2C pullups in parallel with all I2C internal pullups
- Changed NEC USB2 series R value to 39.2 ohm
- Changed 150 ohm pull-downs to PCB lines at Vesta
- Changed TMS transmitter ferrites to part with higher current rating (1.5A)
- 07/19/2005 - Added BOMOPTIONs for and stuffed CPU Vcore at 1.28V and 1.10V
- Added audio mute sequencing FETs
- Moved U2A_DSTR08B cap to other side of series resistor
- 07/22/2005 - Released as REV 06 for DVT
- Changed R1122 external I2C pullups to 10K
- Stuffed R2452, R2462, R2463 to correct I2 2.5V pullup problem
- 07/25/2005 - Released as REV 04 for DVT
- Replaced 371S0299 with 371S0300
- Swapped 12 MAXBUS 130HM and 12 MAXBUS 500HM BOMOPTIONs
- 07/26/2005 - Changed to Vesta v1.4 as primary 08500 Vesta v1.3 as alternate
- Changed PCI_ADB output series term to 22 ohms
- 07/29/2005 - Swapped locations (i.e. values) of C2500 and C2501
- 08/03/2005 - Released as REV 05 for DVT
- Added R0295 on CPU0_JTAG_TCK 10K pull down (no stuff).
- Changed C1721 and C2205 to 2200pf.
- Changed C1730 to 5.66pF
- Changed C1700 and C1701 and C2215 and C2216 to 47uF.
- Changed R1720 and R2205 to 7.5K.
- Released as REV 06 for DVT

Pre-PVT

- 08/16/2005 - Replaced C3940-C3947 with ceramic caps
- 08/17/2005 - Changed power supply solder jumpers to shorts
- Added five ceramic caps to Vcore supply input
- Changed C1480, C1486 to 60V schotcky to reduce reverse leakage
- 08/18/2005 - Changed R2958 to 10K to improve power sequencing timing
- 08/22/2005 - Added FETs to control leakage on Vesta rails
- 08/24/2005 - Changed C8600-C8601 to 10K due to PCB isolation
- Changed R5822 to 100K for power sequencing improvements
- Added stuffed R2999 for power sequencing improvements
- Released as REV 07 for Pre-PVT

PVT

- 08/29/2005 - Released as REV A for PVT/Production
- 09/02/2005 - Stuffed R8420 with 10K 5% to ensure MDIO logic levels
- Stuffed R2464 to correct unused GPIO logic level

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

F'

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F'
SCALE	SHT	OF	
NONE	5	115	

Enhanced MAC-1 Test Coverage

Functional test points use a P6 pad placed on bottom side.

Category	Test Point	Pin	Func Test	Notes
POWER	PP24V ADAPTER	10	FUNC_TEST=YES	Place 2 TPs @ connector.
	PP24V ALL PBUSA	10	FUNC_TEST=YES	
	PP12V8 ALL PBUSB	10	FUNC_TEST=YES	
	PPVCORE_RUN_GPU	10	FUNC_TEST=YES	Place within 50 mm of power supply.
	PPVCORE_RUN_CPU	10	FUNC_TEST=YES	
	PP1V8_PWRON	10	FUNC_TEST=YES	Place 5-10 GND TPs.
	PP2V5_PWRON	10	FUNC_TEST=YES	
	PP5V_PWRON	10	FUNC_TEST=YES	
	PP3V3_PWRON	10	FUNC_TEST=YES	
	PP5V_RUN	10	FUNC_TEST=YES	
PP3V3_ALL	10	FUNC_TEST=YES		
=FTP_GND	7 10	FUNC_TEST=YES		
LVDS	LVDS_U0_P	53 56	FUNC_TEST=YES	Place within 25 mm of LVDS connector.
	LVDS_U0_N	53 56	FUNC_TEST=YES	
	LVDS_U1_P	53 56	FUNC_TEST=YES	
	LVDS_U1_N	53 56	FUNC_TEST=YES	
	LVDS_U2_P	53 56	FUNC_TEST=YES	
	LVDS_U2_N	53 56	FUNC_TEST=YES	
	CLKLVDS_U_P	53 56	FUNC_TEST=YES	
	CLKLVDS_U_N	53 56	FUNC_TEST=YES	
	LVDS_L0_P	53 56	FUNC_TEST=YES	
	LVDS_L0_N	53 56	FUNC_TEST=YES	
	LVDS_L1_P	53 56	FUNC_TEST=YES	
	LVDS_L1_N	53 56	FUNC_TEST=YES	
	LVDS_L2_P	53 56	FUNC_TEST=YES	
	LVDS_L2_N	53 56	FUNC_TEST=YES	
	CLKLVDS_L_P	53 56	FUNC_TEST=YES	
	CLKLVDS_L_N	53 56	FUNC_TEST=YES	
	LVDS_DDC_CLK	51 56	FUNC_TEST=YES	
	LVDS_DDC_DATA	51 56	FUNC_TEST=YES	
=PP3V3_DDC_LCD	10 56	FUNC_TEST=YES		
PP3V3_LCD_CONN	56	FUNC_TEST=YES		
INVERTER	PPBUS_INVERTER	56	FUNC_TEST=YES	Place within 25 mm of inverter connector.
	PP5V_INV_SW	56	FUNC_TEST=YES	
	BRIGHT_PWM	56	FUNC_TEST=YES	
	GND_INVERTER	56	FUNC_TEST=YES	
UATA	=PP5V_RUN_ODD	10 64	FUNC_TEST=YES	Place within 50 mm of ODD/HDD connector.
	=PP5V_RUN_HDD	10 64	FUNC_TEST=YES	
	PP3V3R5V_RUN_HDD_LOGIC	64	FUNC_TEST=YES	
	UATA_DD<15..0>	6 63 64	FUNC_TEST=YES	
	UATA_DMAR0	63 64	FUNC_TEST=YES	
	UATA_DSTROBE	63 64	FUNC_TEST=YES	
	UATA_DMACK_L	63 64	FUNC_TEST=YES	
	UATA_DA<2..0>	6 63 64	FUNC_TEST=YES	
	UATA_CS0_L	6 63 64	FUNC_TEST=YES	
	UATA_CS1_L	6 63 64	FUNC_TEST=YES	
	UATA_RESET_L	63 64	FUNC_TEST=YES	
	UATA_HSTROBE	63 64	FUNC_TEST=YES	
	UATA_STOP	63 64	FUNC_TEST=YES	
	UATA_INTRO	63 64	FUNC_TEST=YES	
AUDIO	PP5V_PWRON_AUDIO_PVDD	74	FUNC_TEST=YES	Place within 25 mm of audio connector.
	PP5V_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
	PP3V3_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
	=PP3V3_RUN_AUDIO	10 74	FUNC_TEST=YES	
	=I2C_AUDIO_SCL	8 74	FUNC_TEST=YES	
	=I2C_AUDIO_SDA	8 74	FUNC_TEST=YES	
	I2S0_MCLK	6 74	FUNC_TEST=YES	
	I2S0_BITCLK	6 74	FUNC_TEST=YES	
	I2S0_SYNC	6 74	FUNC_TEST=YES	
	I2S0_SB_TO_DEV_DTO	6 74	FUNC_TEST=YES	
	I2S0_DEV_TO_SB_DTI	22 74	FUNC_TEST=YES	
	AUDIO_LO_MUTE_L	22 74	FUNC_TEST=YES	
	AUDIO_SPKR_MUTE_L	22 74	FUNC_TEST=YES	
	AUDIO_CODEC_RESET_L	22 74	FUNC_TEST=YES	
	AUDIO_SPDIFRX_RESET_L	22 74	FUNC_TEST=YES	
	AUDIO_LO_DET_L	22 74	FUNC_TEST=YES	
	AUDIO_LI_DET_L	22 74	FUNC_TEST=YES	
	AUDIO_LO_OPTICAL_PLUG_L	22 74	FUNC_TEST=YES	
AUDIO_LI_OPTICAL_PLUG_L	22 74	FUNC_TEST=YES		
AUDIO_I2S_DTIB_SEL	22 74	FUNC_TEST=YES		
AUDIO_EXT_MCLK_SEL	22 74	FUNC_TEST=YES		
AUDIO_GPIO_11	22 74	FUNC_TEST=YES		
GND_AUDIO_AGND	74	FUNC_TEST=YES		
GND_AUDIO_PGND	74	FUNC_TEST=YES		

Category	Test Point	Pin	Func Test	Notes
SYSTEM	PP5V_TPAD_P	30	FUNC_TEST=YES	Place within 25 mm of TPAD connector.
	USB_TPAD_P	11 30	FUNC_TEST=YES	
	USB_TPAD_N	11 30	FUNC_TEST=YES	
	PP3V3_PWRON_DS1775_R	30	FUNC_TEST=YES	
	SYS_OVERTEMP_L	11 25 30	FUNC_TEST=YES	
	PP3V3_ALL_HALL_EFFRCT_R	30	FUNC_TEST=YES	
	SYS_LID_OPEN_F	30	FUNC_TEST=YES	
	SYS_POWER_BUTTON_L_F	30	FUNC_TEST=YES	
	=FTP_SLEEP_LED	74	FUNC_TEST=YES	
	SYS_CHARGE_LED_L	24 31	FUNC_TEST=YES	
SYS_ADAPTER_ANALOG_AC_DET	12 31	FUNC_TEST=YES		
KBDLED_ANODE	28 30	FUNC_TEST=YES		
KBDLED_RETURN	28 30	FUNC_TEST=YES		
=I2C_DS1775_SDA	8 30	FUNC_TEST=YES		
=I2C_DS1775_SCL	8 30	FUNC_TEST=YES		
CPU FAN	=PP5V_FAN1_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
	FAN1_TACH	27 31	FUNC_TEST=YES	
	FAN1_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
GPU FAN	=PP5V_FAN2_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
	FAN2_TACH	27 31	FUNC_TEST=YES	
	FAN2_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
ALS	=PP3V3_PWRON_LEFT_ALS	10 31	FUNC_TEST=YES	Place within 25 mm of ALS connector.
	ALS_0_OUT	25 31	FUNC_TEST=YES	
	ALS_GAIN_BOOST	25 28 31	FUNC_TEST=YES	
SCCA	SCCA_RXD	22 24	FUNC_TEST=YES	Place within 25 mm of debug connector.
	SCCA_TXD_L	22 24	FUNC_TEST=YES	
BACKUP BATT	=PPVIO_BU_BATT	10 31	FUNC_TEST=YES	Place within 25 mm of battery connector.
	=PPVOUT_BU_BATT	10 31	FUNC_TEST=YES	
RT USB	=PP5V_PWRON_RIGHT_USB	10 31	FUNC_TEST=YES	Place within 25 mm of right USB connector.
	USB2_RIGHT_PORT_P	11 31	FUNC_TEST=YES	
	USB2_RIGHT_PORT_N	11 31	FUNC_TEST=YES	
LT USB	=PP5V_PWRON_LEFT_USB	10 31	FUNC_TEST=YES	Place within 25 mm of left USB connector.
	USB2_LEFT_PORT_P	11 31	FUNC_TEST=YES	
	USB2_LEFT_PORT_N	11 31	FUNC_TEST=YES	

Functional Test Points

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	F
SCALE	SHT	OF
NONE	7	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
I2C_PMU_SMB_SCL	I2C	I2C	
I2C_PMU_SMB_SDA	I2C	I2C	
I2C_PMU_SCL	I2C	I2C	
I2C_PMU_SDA	I2C	I2C	
I2C_NB	I2C	I2C	
I2C_NB	I2C	I2C	
I2C_I2_SB_SCL	I2C	I2C	
I2C_I2_SB_SDA	I2C	I2C	
I2C_GPU_TMDS_SCL	I2C	I2C	
I2C_GPU_TMDS_SDA	I2C	I2C	







Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- GOV_I2C / GOV_I2C_BYPASS
Allows bypassing Governor I2C bus. Most devices are connected directly to PMU instead. One ADT7467 connects to NB I2C bus 1 to resolve address conflict.
- MMM_PWR_ALL / MMM_PWR_PWRON
Selects whether MMM MCU is powered all the time or only when the system is on. ALL moves the MCU to the PMU I2C bus so it can be monitored by in shutdown.
NOTE: Neither option is necessary when MMM_MCU_PMU BOM option is selected.

www.laptop-schematics.com



I2C Connections

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Nets not requiring TPs due to JTAG

MAXBUS		
RES	MAXBUS_DATA<63..0>	21 32 33 NO_TEST=YES
RES	MAXBUS_ADDR<31..0>	32 33 NO_TEST=YES
RES	MAXBUS_CE_L	32 33 NO_TEST=YES
RES	MAXBUS_GBL_L	32 33 NO_TEST=YES
RES	MAXBUS_TRST_L	32 33 NO_TEST=YES
RES	MAXBUS_TSIZ<2..0>	32 33 NO_TEST=YES
RES	MAXBUS_TT<4..0>	32 33 NO_TEST=YES
RES	MAXBUS_WT_L	32 33 NO_TEST=YES
RES	MAXBUS_DTI<2..0>	32 33 NO_TEST=YES

ENET		
RES	ENET_MDC	11 68 NO_TEST=YES
RES	ENET_MDIO	11 68 NO_TEST=YES
RES	ENET_TXD<7..0>	11 NO_TEST=YES
RES	ENET_TX_EN	11 NO_TEST=YES
RES	ENET_TX_ER	11 NO_TEST=YES
RES	ENET_RXD<7..0>	11 68 NO_TEST=YES
RES	ENET_RX_DV	11 68 NO_TEST=YES
RES	ENET_RX_ER	11 68 NO_TEST=YES
RES	ENET_COL	11 68 NO_TEST=YES
RES	ENET_CRD	11 68 NO_TEST=YES
FLEWIRE		
RES	FW_D_R<7..0>	6 68 NO_TEST=YES
RES	FW_D<7..0>	6 68 NO_TEST=YES
RES	FW_CTL_R<1..0>	48 71 NO_TEST=YES
RES	FW_CTL<1..0>	49 71 NO_TEST=YES
RES	FW_LPS_R	48 71 NO_TEST=YES
RES	FW_LPS	49 71 NO_TEST=YES
RES	FW_LREQ_R	68 71 NO_TEST=YES
RES	FW_LREQ	69 71 NO_TEST=YES

JTAG Connections

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	9	115	




Power Synonyms
SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHEET 10	DRAWING NUMBER D 051-6839	REV. F







I2S0 Series Rs




I2S1 Series Rs




GPU



CPU Clocks




USB Controller Mux




PCI




USB Port Assignments




Vesta Ethernet



PMU Connections



MISC



Signal Synonyms

SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	F
SCALE	SHEET	OF
NONE	11	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PP3V	THERM	THERM	BATTERY_ISNS
PP3V	THERM	THERM	BATTERY_ISNS


ADAPTER INPUT/INRUSH LIMITER

Adapter Connector Side
(Connector is on separate page to facilitate design reuse)




GREATER THAN 13.1V DETECT
SYS AC_DET indicates adapter presence. SYS ACIN is code controlled signal to enable use of AC in system. Q1209 ensures SYS ACIN goes low as soon as SYS AC_DET goes low. Therefore, hardware immediately disables the AC upon removal but only software can enable AC after detection by the PMU.

A29 ADAPTER DETECTION



ADAPTER IDS		
ADAPTER	ID RANGE	PIN VOLTAGE
Q11 (65W)	1.65-2.31V	2.007-2.066V
A29 (45W)	2.31-2.97V	2.558-2.661V
AIRLINE	0.33-0.99V	0.589-0.663V


BATTERY INPUT/CURRENT SENSE




Power Inputs
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	12	115	


BACKFEED PROTECTION



BATTERY SWITCH-OVER CIRCUIT




+PBUS CURRENT LIMIT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480343	1	RES,20K,1%,1/16W,MF-LF,402	R1345	Q16C_PARTS
11480382	1	RES,48.7K,1%,1/16W,MF-LF,402	R1345	Q41C_PARTS

SWITCHER VOLTAGE CONTROL

SWITCHER CURRENT CONTROL



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
126S0084	126S0079		C1311	Primary to 360k/Alt to 250k part

$V_{BATT} = CELLS \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$
 For 4.15V cells, VCTL = 0.123 REFIN
 For 4.20V cells, VCTL = 0.245 REFIN
 $I_{CHG} = (0.2048 / R_{62}) \times (V_{ICTL} / V_{REFIN})$


Battery Charger

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	13	115	



12.8V PBUS SUPPLY

PMU SUPPLY



12.8V PBUS/PMU Supplies

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0465	1	RES,MP-LP,1/16W,357K OHM,1%,0402,SMD	R1451	?	SUPERCAP




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	F
SCALE	SHT	OF
NONE	14	115

3.3V/5V SWITCHER




5V START TO TURN ON ~12.5MS =5V3VPWRON_EN_L goes low
 3V START TO TURN ON ~25MS AFTER +5V3VPWRON_EN_L goes low
 DIODE WILL ENSURE REGULATOR TURNS ON QUICKLY
 POWERDOWN DELAY IS AROUND 4MS-15.6MS, VIA RC NETWORK





5V/3.3V Supplies
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	15	115	

1.5V/1.8V SWITCHER





$$V_{out} = 1.0V * (1 + R_a/R_b)$$



1.8V/1.5V Supplies
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	16	115	

2.5V SWITCHER



2.5V Supply
SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	17	115	


Page Notes

Power aliases required by this page:
 - =PPBUS_FW (system supply for bus power)
 - =PPBUS_RUN_FW (backup PHY power)
 - =PP3V3_RUN_FWPORTPWRWSW


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - VESTALV2_BURST / VESTALV2_PULSE
 Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.


3.3V Regulator





2.5V LDO




Port Power Switch




1.2V Regulator



Reset circuit per Vesta design guide



VESTA MISC



Vesta Power & Misc
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
- =PPVCORE_PWRON_I2
- =PP1V5_PWRON_I2_PLL
- =PP3V3_PWRON_I2_IO1
- =PP3V3_PWRON_I2_IO2
- =PP3V3_PWRON_I2_AGPCCI
- =PP3V3_PWRON_I2_MAXBUS

NOTE: The four 3.3V rails are meant to be aliased together. They are called out separately for test purposes.
NOTE: When these four rails are not aliased together, make sure there is at least one 10uF cap per rail.


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

VCore Bypassing

(25 Balls on I2)


4 X 10uF (0603)
25 X 1uF (0402)



3.3V I/O DECOUPLING

(48 Balls on I2)

1 X 10uF (0603)
48 X 1uF (0402)



10 =PP1V5_PWRON_I2_PLL

10 =PP3V3_PWRON_I2_IO1

10 =PP3V3_PWRON_I2_IO2

10 =PP3V3_PWRON_I2_MAXBUS

10 =PP3V3_PWRON_I2_AGPCCI

10 =PP3V3_PWRON_I2_MAXBUS

10 =PP3V3_PWRON_I2_AGPCCI

10 =PP3V3_PWRON_I2_MAXBUS

10 =PP3V3_PWRON_I2_AGPCCI

10 =PP3V3_PWRON_I2_MAXBUS

10 =PP3V3_PWRON_I2_AGPCCI

10 =PP3V3_PWRON_I2_MAXBUS

10 =PP3V3_PWRON_I2_AGPCCI

10 =PP3V3_PWRON_I2_MAXBUS

10 =PP3V3_PWRON_I2_AGPCCI

10 =PP3V3_PWRON_I2_MAXBUS



10 =PP3V3_PWRON_I2_AGPCCI

10 =PP3V3_PWRON_I2_MAXBUS

10 =PP3V3_PWRON_I2_AGPCCI

10 =PP3V3_PWRON_I2_MAXBUS

10 =PP3V3_PWRON_I2_AGPCCI



I2 Power
SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc.
DRAWING NUMBER: D 051-6839
SCALE: NONE
SHEET: 21 OF 115
REV: F


Page Notes

Power aliases required by this page:
 - =PP2V7R5V5_PWRON_I2VCORE
 - =PPVCORE_PWRON_I2_REG
 - =PPVIN_PWRON_I2PLLVD
 - =PP1V5_PWRON_I2PLLVD_LDO


Signal aliases required by this page:
 - =I2VCORE_PGOOD

BOM options provided by this page:
 - I2VCORE_CONT / I2VCORE_BURST
 Selects between forced continuous and burst mode for LTC3412 regulator.
 - I2VCORE_XVX
 Selects appropriate resistor for the indicated LTC3412 output voltage.

I2 VCore Regulator



I2 PLL LDO



I2 Power Supplies
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	22	115	


MaxBus Feedback Clock Network





AGP Feedback Clock Ladder



PCI Feedback Clock Ladder



I2 Configuration Straps



Signal	Tied	Description
MAXBUS_DATA<62>	HIGH	1394b Support (Beta Mode)
	LOW	1394a Support (Legacy Mode)
MAXBUS_DATA<54>	HIGH	50-Ohm MaxBus Drivers
	LOW	33-Ohm MaxBus Drivers
MAXBUS_DATA<44:41>		See Table Below

BOM GROUP	Tied	Description	BOM OPTIONS
I2_MAXBUS_133MHZ	0000	133.12MHz CPU / 266.24MHz DDR	MAXBUS_D44_PD,MAXBUS_D43_PD,MAXBUS_D42_PD,MAXBUS_D41_PD
I2_MAXBUS_150MHZ	1000	149.76MHz CPU / 299.52MHz DDR	MAXBUS_D44_PU,MAXBUS_D43_PD,MAXBUS_D42_PD,MAXBUS_D41_PD
I2_MAXBUS_166MHZ	0100	166.40MHz CPU / 332.80MHz DDR	MAXBUS_D44_PD,MAXBUS_D43_PU,MAXBUS_D42_PD,MAXBUS_D41_PD
I2_MAXBUS_172MHZ	1100	171.95MHz CPU / 342.90MHz DDR	MAXBUS_D44_PU,MAXBUS_D43_PU,MAXBUS_D42_PD,MAXBUS_D41_PD
I2_MAXBUS_177MHZ	0010	177.49MHz CPU / 354.98MHz DDR	MAXBUS_D44_PD,MAXBUS_D43_PD,MAXBUS_D42_PU,MAXBUS_D41_PD
I2_MAXBUS_183MHZ	1010	183.04MHz CPU / 366.08MHz DDR	MAXBUS_D44_PU,MAXBUS_D43_PD,MAXBUS_D42_PU,MAXBUS_D41_PD
I2_MAXBUS_189MHZ	0110	188.59MHz CPU / 377.18MHz DDR	MAXBUS_D44_PD,MAXBUS_D43_PU,MAXBUS_D42_PU,MAXBUS_D41_PD
I2_MAXBUS_194MHZ	1110	194.13MHz CPU / 388.26MHz DDR	MAXBUS_D44_PU,MAXBUS_D43_PU,MAXBUS_D42_PU,MAXBUS_D41_PD
I2_MAXBUS_200MHZ	0001	199.68MHz CPU / 399.36MHz DDR	MAXBUS_D44_PD,MAXBUS_D43_PD,MAXBUS_D42_PD,MAXBUS_D41_PU

I2 Supplemental

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	23	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
I2S0_DTT	I2S	128	128	
I2S0_DTO	I2S	128	128	
I2S0_MCLK	I2S	128	128	
I2S0_BITCLK	I2S	128	128	
I2S0_SYNC	I2S	128	128	
I2S1_DTT	I2S	128	128	
I2S1_DTO	I2S	128	128	
I2S1_MCLK	I2S	128	128	
I2S1_BITCLK	I2S	128	128	
I2S1_SYNC	I2S	128	128	
I2_CLK18M_XOUT	I2	XTAL	XTAL	
I2_CLK18M_XOUT	I2	XTAL	XTAL	
I2_CLK18M_XIN	I2	XTAL	XTAL	

Page Notes




Power aliases required by this page:
 - =PP3V3_PWRON_I2_GPIO
 - =PP3V3_I2_PCISLOTGPIO (PWRON or PCI)
 Should be same as =PP3V3_PCI if slot E is used, or else =PP3V3_PWRON_I2_GPIO.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - I2_REV1_NOT
 Use for I2 revisions > 1.0




Audio Mute Sequencing

Prevents mute glitch from reaching audio circuit




Pin	Address	MPIC	Int	Int PU?	Alt Func
EXT_00	0x0_0058	46	(0x2E)	Yes	PCI_REQ_2_L (When PCI1_Slot2En = 10)
EXT_01	0x0_0059	47	(0x2F)	Yes	
EXT_02	0x0_005A	48	(0x30)	No	
EXT_03	0x0_005B	49	(0x31)	No	
EXT_04	0x0_005C	50	(0x32)	No	
EXT_05	0x0_005D	51	(0x33)	No	
EXT_06	0x0_005E	52	(0x34)	No	
EXT_07	0x0_005F	53	(0x35)	No	
EXT_08	0x0_0060	54	(0x36)	Yes	
EXT_09	0x0_0061	55	(0x37)	Yes	
EXT_10	0x0_0062	56	(0x38)	No	
EXT_11	0x0_0063	57	(0x39)	Yes	
EXT_12	0x0_0064	58	(0x3A)	Yes	
EXT_13	0x0_0065	59	(0x3B)	No	PCI_GNT_2_L (When PCI1_Slot2En = 11)
EXT_14	0x0_0066	60	(0x3C)	No	PCI_REQ_2_L (When PCI1_Slot2En = 11)
EXT_15	0x0_0067	61	(0x3D)	No	
EXT_16	0x0_0068	62	(0x3F)	Yes	
GPIO_00	0x0_006A	14	(0x0E)	No	
GPIO_01	0x0_006B	15	(0x0F)	No	SPIREQ (When SPISReqEn = 1)
GPIO_02	0x0_006C	16	(0x10)	Yes	PCI_GNT_2_L (When PCI1_Slot2En = 10)
GPIO_03	0x0_006D	17	(0x11)	Yes	
GPIO_04	0x0_006E	N/A		No	
GPIO_05	0x0_006F	N/A		No	
GPIO_06	0x0_0070	N/A		No	
GPIO_09	0x0_0073	N/A		No	
GPIO_11	0x0_0075	N/A		Yes	
GPIO_12	0x0_0076	N/A		Yes	
GPIO_15	0x0_0079	N/A		No	
GPIO_16	0x0_007A	N/A		No	

GPIO Pull-ups / Pull-downs



Audio Mute Sequencing

Prevents mute glitch from reaching audio circuit



I2 Miscellaneous

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	24	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
PCI_ZDBOUT0	CLOCK	CLOCK	
PCI_ZDBOUT1	CLOCK	CLOCK	
PCI_ZDBOUT2	CLOCK	CLOCK	
PCI_ZDBOUT3	CLOCK	CLOCK	

```

=PCI_CLK33M_ZDB_IN 11 23
=PCI_CLK33M_ZDBOUT_R<0> 11 23
=PCI_CLK33M_ZDBOUT_R<1> 11 23
=PCI_CLK33M_ZDBOUT_R<2> 11 23
=PCI_CLK33M_ZDBOUT_R<3> 11 23


```

Page Notes

Power aliases required by this page:
 - =PP3V3_PWRON_I2_GPIO
 - =PP3V3_I2_PCISLOTREGPIOS (PWRON or PCI)
 Should be same as =PP3V3_PCI if slot E is used, or else =PP3V3_PWRON_I2_GPIO.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - I2_REV1_NOT
 Use for I2 revisions > 1.0



PCI Clock Buffer

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	REV.
NONE	25	115	


PMU RESET CIRCUIT




SERIAL DEBUG INTERFACE




SLEEP LED



DEBUGGING AIDS



CHARGE LED



LEDs/Reset/Debug
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHEET		OF
NONE	26		115

Power Management Unit

NET_TYPE		SPACING	PHYSICAL	DIFFERENTIAL_PAIR
ELECTRICAL_CONSTRAINT_SET	PMU_CLK10M_XTAL	XTAL	XTAL	
	PMU_CLK10M_XOUT	XTAL	XTAL	
	PMU_CLK10M_XOUT_R	XTAL	XTAL	
PMU_CLK32K_XTAL	PMU_CLK32K_XIN	XTAL	XTAL	
	PMU_CLK32K_XOUT	XTAL	XTAL	
	PMU_CLK32K_XOUT_R	XTAL	XTAL	

Page Notes

Power aliases required by this page:

- PP3V3_ALL_PMU
- PP3V3_PWRON_PMU
- PPVREF_PMU (PMU AVCC or 2.5V reference)

Signal aliases required by this page:

- I2C_PMU_SCL
- I2C_PMU_SDA
- I2C_PMU_SMB_SCL
- I2C_PMU_SMB_SDA
- JTAG_BBANGER_TCK
- JTAG_BBANGER_TDI
- JTAG_BBANGER_TMS
- JTAG_BBANGER_TRST_L



NOTE: Boot-banger pins can be aliased to TP_ or NC_ if not implemented.

BOM options provided by this page: (NONE)

NOTE: TP_PMU_Fx_x signals are general-purpose spares. Some pins are reserved for alternate functions. TP_PMU_AN_Fx_x signals are general-purpose spares that can also be used as analog inputs.


NOTE: All analog inputs to PMU should have a 100pF capacitor to the PMU AVSS signal (GND_PMU_AVSS). None of those capacitors are provided on this page.

PMU Pull-ups / pull-downs



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19750163	1	XTAL, 32.768KHZ, 4.1X1.5X0.9MM, 4MD	Y2750	CRITICAL	?

Additional PMU05 "Modules"



Power Management Unit (PMU05)

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHEET	OF	
NONE	27	115	



Power Sequencing
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6839	F
SCALE		SHT	OF
NONE		29	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
E320	THERM	THERM	THERM1_M
E320	THERM	THERM	THERM1_M_N
E320	THERM	THERM	THERM2_M
E320	THERM	THERM	THERM2_M_N
E320	THERM	THERM	THERM1_A
E320	THERM	THERM	THERM1_A_N
E320	THERM	THERM	THERM2_A
E320	THERM	THERM	THERM2_A_N
E320	THERM	THERM	THERM_D1
E320	THERM	THERM	THERM_D1_N
E320	THERM	THERM	THERM_D2
E320	THERM	THERM	THERM_D2_N


FAN CONTROLLER

www.laptop-schematics.com


PLACE CLOSE TO CPU MAIN1





PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2





PLACE UNDERNEATH UPPER RAM ALTERNATE1



PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2



KEEP STUFFING RESISTORS CLOSE TO ADT7467 CONTROLLER




I2C READ ADDR = 0x5C, WRITE ADDR = 0x5D
(Device is connected so as to be backward compatible with the ADT7460.)

A

Fan Controller	
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	30	115	

RT ALS SENSOR



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1191	353S1186		U3100	primary is unity gain stable/als is stable at 0.5

Keyboard LED Driver



ALS Support

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT OF		
NONE	31 OF		115

www.laptop-schematics.com



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0222	1	IC, KIONIX, KXM52-2050, 3AXIS ACCELEROMETER, SMD	U3220	CRITICAL	MMM_ACCEL_KIONIX

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0131	3	CAP, CER, 0.033UF, 10V, 16V, X5R/X7R, 0402, SMD	C3204, C3205, C3206	MMM_ACCEL_KIONIX

www.laptop-schematics.com

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
ES7	THERM	THERM	
ES8	THERM	THERM	
ES9	THERM	THERM	

MMM X AXIS	25	29
MMM Y AXIS	25	29
MMM Z AXIS	25	29

Sudden Motion Sensor
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	32	115	

8

7

6

5


4

3


2

1

USB Trackpad Conn



SOFT MODEM CONN



Q41C Internal I/O I

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	NONE	SHT	OF
		33	115

8

7

6

5

4

3

2

1

8

7

6

5

4



3

2

1

PBUS HOLD-UP CAPS

ADAPTER CONNECTOR





PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
126S0085	126S0080		C3450,C3453,C3452,C3451,C3454	Primary is 2400/Alt is 2500 part

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
126S0084	126S0079		C3460,C3463,C3462,C3465,C3464	Primary is 2400/Alt is 2500 part



LEFT USB/LEFT ALS

BACKUP BATTERY / RT USB CONNECTOR



CPU FAN

GPU FAN



Q41C Internal I/O II

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	34	115	

8

7

6


5

4

3

2

1



Page Notes

Power aliases required by this page:
 - =PPIV5R1V8_RUN_I2_MAXBUS - =PPIV5R1V8_PWRON_I2_MAXBUS

Signal aliases required by this page:
 - =I2_MAXBUS_FBCLK_IN - MaxBus feedback clock input. Length should match that of clock(s) from I2 to CPU(s).

BOM options provided by this page:
 - MAXBUS_1V8 - Provides required voltage divider for FBCLK if MaxBus Ovdd=1.8V.

MaxBus I/O DECOUPLING

(41 Balls on I2)
 1 X 10uF (0603)
 41 X 1uF (0402)

PPIV5R1V8 I2_MAXBUS
 VOLTAGE=1.5V
 MIN_LINE_WIDTH=0.5 mm
 MIN_NECK_WIDTH=0.25 mm

I2 Processor Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6839	F
SHEET		OF	
35		115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
MAXBUS	CLOCK	CLOCK	CLOCK	


Page Notes

Power aliases required by this page:
 - =PPIV5R1V8_MAXBUS

Signal aliases required by this page:
 - =MAXBUS_CPU0_CLK

BOM options provided by this page:
 (NONE)





34 33 32 21 10 =PPIV5R1V8_MAXBUS




32 9	MAXBUS_DATA<0>	R15	D0
32 9	MAXBUS_DATA<1>	M15	D1
32 9	MAXBUS_DATA<2>	T14	D2
32 9	MAXBUS_DATA<3>	V16	D3
32 9	MAXBUS_DATA<4>	M16	D4
32 9	MAXBUS_DATA<5>	T15	D5
32 9	MAXBUS_DATA<6>	U15	D6
32 9	MAXBUS_DATA<7>	P14	D7
32 9	MAXBUS_DATA<8>	V13	D8
32 9	MAXBUS_DATA<9>	M13	D9
32 9	MAXBUS_DATA<10>	T13	D10
32 9	MAXBUS_DATA<11>	P13	D11
32 9	MAXBUS_DATA<12>	U14	D12
32 9	MAXBUS_DATA<13>	M14	D13
32 9	MAXBUS_DATA<14>	R12	D14
32 9	MAXBUS_DATA<15>	T12	D15
32 9	MAXBUS_DATA<16>	M12	D16
32 9	MAXBUS_DATA<17>	V12	D17
32 9	MAXBUS_DATA<18>	M11	D18
32 9	MAXBUS_DATA<19>	M10	D19
32 9	MAXBUS_DATA<20>	R11	D20
32 9	MAXBUS_DATA<21>	U11	D21
32 9	MAXBUS_DATA<22>	M11	D22
32 9	MAXBUS_DATA<23>	T11	D23
32 9	MAXBUS_DATA<24>	R10	D24
32 9	MAXBUS_DATA<25>	M9	D25
32 9	MAXBUS_DATA<26>	P10	D26
32 9	MAXBUS_DATA<27>	U10	D27
32 9	MAXBUS_DATA<28>	R9	D28
32 9	MAXBUS_DATA<29>	M10	D29
32 9	MAXBUS_DATA<30>	U9	D30
32 9	MAXBUS_DATA<31>	V9	D31
32 9	MAXBUS_DATA<32>	M5	D32
32 9	MAXBUS_DATA<33>	U6	D33
32 9	MAXBUS_DATA<34>	T5	D34
32 9	MAXBUS_DATA<35>	U5	D35
32 9	MAXBUS_DATA<36>	M7	D36
32 9	MAXBUS_DATA<37>	R6	D37
32 9	MAXBUS_DATA<38>	P7	D38
32 9	MAXBUS_DATA<39>	V6	D39
32 9	MAXBUS_DATA<40>	P17	D40
32 21 9	MAXBUS_DATA<41>	R19	D41
32 21 9	MAXBUS_DATA<42>	V18	D42
32 21 9	MAXBUS_DATA<43>	R18	D43
32 21 9	MAXBUS_DATA<44>	V19	D44
32 9	MAXBUS_DATA<45>	T19	D45
32 9	MAXBUS_DATA<46>	U19	D46
32 9	MAXBUS_DATA<47>	M19	D47
32 9	MAXBUS_DATA<48>	U18	D48
32 9	MAXBUS_DATA<49>	M17	D49
32 9	MAXBUS_DATA<50>	M18	D50
32 9	MAXBUS_DATA<51>	T18	D51
32 9	MAXBUS_DATA<52>	T18	D52
32 9	MAXBUS_DATA<53>	T17	D53
32 21 9	MAXBUS_DATA<54>	M3	D54
32 9	MAXBUS_DATA<55>	V17	D55
32 9	MAXBUS_DATA<56>	U4	D56
32 9	MAXBUS_DATA<57>	U8	D57
32 9	MAXBUS_DATA<58>	U7	D58
32 9	MAXBUS_DATA<59>	R7	D59
32 9	MAXBUS_DATA<60>	P6	D60
32 9	MAXBUS_DATA<61>	R8	D61
32 21 9	MAXBUS_DATA<62>	M8	D62
32 9	MAXBUS_DATA<63>	T8	D63

U3600
 BGA
 (2 OF 6)
 XXGHZ-XXV
 AB-X-X-6

OMIT CRITICAL



MAXBUS Straps



A8 MaxBus (CPU0)

SYNC_MASTER=MARIAS
 SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D
 DRAWING NUMBER: 051-6839
 REV.: F

SCALE: NONE
 SHEET: 36 OF 115

Page Notes

Power aliases required by this page:

- =PPIV5R1V8_MAXBUS
- =PP3V3_PWRON_PLLSEL

Signal aliases required by this page:


- =CPU0_JTAG_TDI
- =CPU0_JTAG_TDO
- =CPU0_JTAG_TMS
- =CPU0_JTAG_TCK
- =CPU0_JTAG_TRST_L
- =CPU_HRESET_L (Reset given to all processors)

BOM options provided by this page:


- CPU0_PLL0_0/1
- CPU0_PLL1_0/1
- CPU0_PLL2_0/1
- CPU0_PLL3_0/1
- CPU0_PLL4_0/1
- CPU0_PLL5_0/1

These must be selected to set the CPU core to Maxbus frequency ratio to attain the desired spec

- MAXBUS_1V5 - MAXBUS_1V8
- One of these must be selected to set the Maxbus voltage
- * the MAXBUS_1V5 option does not exist for A7PM
- CPU_A7PM - CPU_A8
- One of these must be selected to ensure the the above strap is interpreted correctly




CPU0 PLL CONFIG CIRCUITRY




BUS TYPE SELECT

SIGNAL	TIED	MODE
CPU0_BMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE



MAXBUS VSEL



A7PM

OVDD	BVSEL0	BVSEL1
1.8V INTERFACE	GND	OVDD
2.5V INTERFACE	OVDD	OVDD
2.5V INTERFACE	CPU_HRESET_L	OVDD
RESERVED(1.5V)	CPU_HRESET_INV	OVDD

A8


OVDD	BVSEL0	BVSEL1
1.8V INTERFACE	GND	GND
1.5V INTERFACE	OVDD	GND
RESERVED	CPU_HRESET_L	GND
RESERVED	CPU_HRESET_INV	GND
2.5V INTERFACE	GND	OVDD
2.5V INTERFACE	OVDD	OVDD
RESERVED	CPU_HRESET_L	OVDD
RESERVED	CPU_HRESET_INV	OVDD

CPU0 FREQUENCY CONFIGURATION


() Indicates DFS setting supported by A8 only

BOM GROUP	DFS SUPPORT	F/2	F/4	PLL BITS 012345	BOM OPTIONS
CPU0_BUSRATIO_1_0X	-	-	-	001100	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_2_0X	-	-	-	010000	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_3_0X	-	-	-	100000	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_4_0X	2.0X	-	-	101000	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_5_0X	2.5X	-	-	101100	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_5_5X	(2.75X)	-	-	100100	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_6_0X	3.0X	-	-	110100	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_6_5X	(3.25X)	-	-	010100	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_7_0X	3.5X	-	-	001000	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_7_5X	(3.75X)	-	-	000100	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_8_0X	4.0X	2.0X	-	110000	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_8_5X	(4.25X)	-	-	011000	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_9_0X	4.5X	(2.25X)	-	011110	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_9_5X	(4.75X)	-	-	011100	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_10_0X	5.0X	2.5X	-	101010	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_10_5X	(5.25X)	-	-	100010	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_11_0X	5.5X	(2.75X)	-	100110	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_11_5X	(5.75X)	-	-	000000	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_12_0X	6.0X	3.0X	-	101110	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_12_5X	(6.25X)	-	-	111110	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_13_0X	6.5X	(3.25X)	-	010110	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_13_5X	(6.75X)	-	-	111000	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_14_0X	7.0X	3.5X	-	110010	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_15_0X	7.5X	(3.75X)	-	000110	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_16_0X	8.0X	4.0X	-	110110	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_17_0X	8.5X	(4.25X)	-	000010	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_18_0X	9.0X	4.5X	-	001010	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_20_0X	10.0X	5.0X	-	001110	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_21_0X	10.5X	(5.25X)	-	010010	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_24_0X	12.0X	6.0X	-	011010	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_28_0X	14.0X	7.0X	-	111010	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0


CPU PULLUPS



INTERRUPT PULL-UPS



CPU PULLDOWNS



A8 Configuration Straps

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	37	115	

Page Notes


Power aliases required by this page:
 - =PPVCORE_CPU0

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

VCORE BULK CAPS



40 X 1 UF (0402)



24 X 10 UF (0603)



TP_CPU0_SENSEGND1
 TP_CPU0_SENSEGND2
 (Kelvin sense points)



A8 Power (CPU0)
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	NONE	SHT	OF
		38	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
MEM	THERM	THERM	
MEM	THERM	THERM	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0270	1	RES, 3.48K, 1%, 1/16W, MF-LF, 402, SMD	R3946	CPU0_VCORE_IV22
114S0258	1	RES, 2.61K, 1%, 1/16W, MF-LF, 402, SMD	R3944	CPU0_VCORE_IV22
114S0246	1	RES, 2.0K, 1%, 1/16W, MF-LF, 402, SMD	R3946	CPU0_VCORE_IV28
114S0294	1	RES, 6.04K, 1%, 1/16W, MF-LF, 402, SMD	R3944	CPU0_VCORE_IV28
114S0276	1	RES, 4.02K, 1%, 1/16W, MF-LF, 402, SMD	R3946	CPU0_VCORE_IV30
114S0254	1	RES, 2.43K, 1%, 1/16W, MF-LF, 402, SMD	R3944	CPU0_VCORE_IV30
114S0246	1	RES, 2.0K, 1%, 1/16W, MF-LF, 402, SMD	R3946	CPU0_VCORE_IV33
114S0294	1	RES, 6.04K, 1%, 1/16W, MF-LF, 402, SMD	R3944	CPU0_VCORE_IV33



(WITH VCORE OFFSET)


1.5GHZ
1.260V -> 0.940V
(CPU SPEC: 1.220V -> 0.930V)

1.67GHZ
1.320V -> 0.940V
(CPU SPEC: 1.280V -> 0.930V)

1.67GHZ
1.340V -> 0.940V
(CPU SPEC: 1.300V -> 0.930V)

1.67GHZ
1.370V -> 0.940V
(CPU SPEC: 1.330V -> 0.930V)

Keep trace fat (1.00-2.54 mm) and short!!



OUTPUT VOLTAGE

VDAC	D4=0	D4=1	D3	D2	D1	D0
2.00	1.275	0	0	0	0	0
1.95	1.250	0	0	0	0	1
1.90	1.225	0	0	0	1	0
1.85	1.200	0	0	1	0	1
1.80	1.175	0	1	0	0	0
1.75	1.150	0	1	0	1	1
1.70	1.125	0	1	1	0	0
1.65	1.100	0	1	1	1	1
1.60	1.075	1	0	0	0	0
1.55	1.050	1	0	0	1	1
1.50	1.025	1	0	1	0	0
1.45	1.000	1	0	1	1	1
1.40	0.975	1	1	0	0	0
1.35	0.950	1	1	0	1	1
1.30	0.925	1	1	1	0	0
NO CPU	NO CPU	1	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0


When A/B_ is high (fast): D4-D0 read as-is
 When A/B_ is low (slow): <=1K-ohm -> 0
 >=100K-ohm -> 1
 If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.

GROUND SENSE VOLTAGE DIVIDER
 This allows for an offset to the ground sense to adjust the output voltage.
 $V_{REF} = 2.0V$ WITH A 0.85 SCALE FACTOR, HENCE $V_{OFFSET} = 1.7V * (R1/(R1+R2))$ AND $V_{CORE} = V_{DAC} + V_{OFFSET}$.

NOTE: R3945 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

FMAX CONNECTOR




CPU VCore Supply

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



CPU PLL POWER SUPPLY

$$AVDD = 0.59 * (1 + R4620/R4621)$$

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480349	1	RES, 23.2K, 1%, 1/16W, MF-LF, 402, SMD	R4621	CPU0_AVDD_1V22
11480346	1	RES, 21.5K, 1%, 1/16W, MF-LF, 402, SMD	R4621	CPU0_AVDD_1V28
11480344	1	RES, 20.5K, 1%, 1/16W, MF-LF, 402, SMD	R4621	CPU0_AVDD_1V30
11480342	1	RES, 19.6K, 1%, 1/16W, MF-LF, 402, SMD	R4621	CPU0_AVDD_1V33

CPU AVDD Supply

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE		SHT	OF
NONE		46	115

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	NET	TYPE
				RAM_CLK_0	RAM DIFF
				RAM_CLK_0	RAM DIFF
				RAM_CLK_1	RAM DIFF
				RAM_CLK_1	RAM DIFF
				RAM_CLK_2	RAM DIFF
				RAM_CLK_2	RAM DIFF
				RAM_CLK_3	RAM DIFF
				RAM_CLK_3	RAM DIFF
				RAM_CKE_0	RAM
				RAM_CKE_1	RAM
				RAM_CS_0	RAM
				RAM_CS_1	RAM
				RAM_ADDR_CTT0	RAM
				RAM_ADDR_CTT1	RAM
				RAM_ADDR_CTT2	RAM
				RAM_ADDR_CTT3	RAM
				RAM_ODT0	RAM
				RAM_ODT1	RAM
				RAM_DQS0	RAM
				RAM_DQS1	RAM
				RAM_DQS2	RAM
				RAM_DQS3	RAM
				RAM_DQS4	RAM
				RAM_DQS5	RAM
				RAM_DQS6	RAM
				RAM_DQS7	RAM
				RAM_DQM0	RAM
				RAM_DQM1	RAM
				RAM_DQM2	RAM
				RAM_DQM3	RAM
				RAM_DQM4	RAM
				RAM_DQM5	RAM
				RAM_DQM6	RAM
				RAM_DQM7	RAM
				RAM_DATA_0	RAM
				RAM_DATA_1	RAM
				RAM_DATA_2	RAM
				RAM_DATA_3	RAM
				RAM_DATA_4	RAM
				RAM_DATA_5	RAM
				RAM_DATA_6	RAM
				RAM_DATA_7	RAM




NET	TYPE
RAM_CLKDDR_0_P_R	RAM
RAM_CLKDDR_0_N_R	RAM
RAM_CLKDDR_1_P_R	RAM
RAM_CLKDDR_1_N_R	RAM
RAM_CLKDDR_2_P_R	RAM
RAM_CLKDDR_2_N_R	RAM
RAM_CLKDDR_3_P_R	RAM
RAM_CLKDDR_3_N_R	RAM
RAM_CKE_R<1..0>	RAM
RAM_CKE_R<3..2>	RAM
RAM_CS_L_R<1..0>	RAM
RAM_CS_L_R<3..2>	RAM
RAM_ADDR_R<13..0>	RAM
RAM_BA_R<2..0>	RAM
RAM_RAS_L_R	RAM
RAM_CAS_L_R	RAM
RAM_WE_L_R	RAM
RAM_ODT_R<0>	RAM
RAM_ODT_R<1>	RAM
RAM_DQS_P_R<0>	RAM
RAM_DQS_P_R<1>	RAM
RAM_DQS_P_R<2>	RAM
RAM_DQS_P_R<3>	RAM
RAM_DQS_P_R<4>	RAM
RAM_DQS_P_R<5>	RAM
RAM_DQS_P_R<6>	RAM
RAM_DQS_P_R<7>	RAM
RAM_DQM_R<0>	RAM
RAM_DQM_R<1>	RAM
RAM_DQM_R<2>	RAM
RAM_DQM_R<3>	RAM
RAM_DQM_R<4>	RAM
RAM_DQM_R<5>	RAM
RAM_DQM_R<6>	RAM
RAM_DQM_R<7>	RAM
RAM_DATA_R<7..0>	RAM
RAM_DATA_R<15..8>	RAM
RAM_DATA_R<23..16>	RAM
RAM_DATA_R<31..24>	RAM
RAM_DATA_R<39..32>	RAM
RAM_DATA_R<47..40>	RAM
RAM_DATA_R<55..48>	RAM
RAM_DATA_R<63..56>	RAM

Page Notes

Power aliases required by this page:
 - =PP1V8_PWRON_I2_RAM
 - =PP1V8_RAM_I2_VREF

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



I2 Memory Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	47	115	


Main Memory Series Termination

SERIES RESISTORS FOR CONTROL SIGNALS

PINS ARE SWAPPABLE FOR RPAKS RP4800-RP4804





SERIES RESISTORS FOR CLOCKS



SERIES RESISTORS FOR CS / CKE

Do not swap with other RPAKs



ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_0	RAM_CLKDDR 0 P 39 40
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_0	RAM_CLKDDR 0 N 39 40
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_1	RAM_CLKDDR 1 P 39 40
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_1	RAM_CLKDDR 1 N 39 40
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_2	RAM_CLKDDR 2 P 39 41
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_2	RAM_CLKDDR 2 N 39 41
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_3	RAM_CLKDDR 3 P 39 41
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_3	RAM_CLKDDR 3 N 39 41
DIFF	RAM	RAM	RAM_CKE<3..0>	39 40 41
DIFF	RAM	RAM	RAM_CS L<3..0>	39 40 41
DIFF	RAM	RAM	RAM_ADDR<13..0>	39 40 41
DIFF	RAM	RAM	RAM_BA<2..0>	39 40 41
DIFF	RAM	RAM	RAM_RAS L	39 40 41
DIFF	RAM	RAM	RAM_CAS L	39 40 41
DIFF	RAM	RAM	RAM_WE L	39 40 41
DIFF	RAM	RAM	RAM_ODT<1..0>	39 40 41
DIFF	RAM	RAM	RAM_DOS<7..0>	39
DIFF	RAM	RAM	RAM_DOM<7..0>	39
DIFF	RAM	RAM	RAM_DATA<63..0>	39

ECSETS provided by memory controller.


Memory Series Termination

SYNC_MASTER=MARIAS-NDIFF SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	48	115	




SLOT "A"
UPPER/STD SLOT
FACTORY SLOT


DDR2 VREF
ONE 0.1UF PER SLOT



DDR2 BYPASS
SLOT "A"




DDR2 VREF
ADD ONE 0.1UF PER SLOT



DDR2 SO-DIMM Slot A
 SYNC_MASTER=MARIAS-MDIFF SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	50	115	

ADDR=0XA0 (WR) / 0XA1 (RD)



SLOT "B"
LOWER/REV SLOT
CUSTOMER SLOT

DDR2 VREF
ONE 0.1uF PER SLOT

DDR2 BYPASS
SLOT "B"

DDR2 SO-DIMM Slot B

SYNC_MASTER=MARIAS-MDIFF SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	NONE	SHT	OF
		52	115

ADDR=0XA2 (WR) / 0XA3 (RD)



		NET_TYPE			
ELECTRICAL_CONSTRAINT_SET		SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
R100	FB_A_CLK_0	SAM DIFF	SAM DIFF	FB_A_CLK_0_R	FB_A_CLKDDR_0_P_R
R100	(provided above)	SAM DIFF	SAM DIFF	FB_A_CLK_0_R	FB_A_CLKDDR_0_N_R
R100	FB_A_CLK_1	SAM DIFF	SAM DIFF	FB_A_CLK_1_R	FB_A_CLKDDR_1_P_R
R100	(provided above)	SAM DIFF	SAM DIFF	FB_A_CLK_1_R	FB_A_CLKDDR_1_N_R
R100	FB_A_ADDR_CTL	SAM	SAM		FB_A_CKE_R
R100	FB_A_ADDR_CTL	SAM	SAM		FB_A_CS_L_R
R100	FB_A_ADDR_CTL	SAM	SAM		FB_A_ADDR_R<12..0>
R100	FB_A_ADDR_CTL	SAM	SAM		FB_A_BA_R<2..0>
R100	FB_A_ADDR_CTL	SAM	SAM		FB_A_RAS_L_R
R100	FB_A_ADDR_CTL	SAM	SAM		FB_A_CAS_L_R
R100	FB_A_ADDR_CTL	SAM	SAM		FB_A_WE_L_R
R100	FB_A_DQS0	SAM	SAM		FB_A_DQS_R<0>
R100	FB_A_DQS1	SAM	SAM		FB_A_DQS_R<1>
R100	FB_A_DQS2	SAM	SAM		FB_A_DQS_R<2>
R100	FB_A_DQS3	SAM	SAM		FB_A_DQS_R<3>
R100	FB_A_DQS4	SAM	SAM		FB_A_DQS_R<4>
R100	FB_A_DQS5	SAM	SAM		FB_A_DQS_R<5>
R100	FB_A_DQS6	SAM	SAM		FB_A_DQS_R<6>
R100	FB_A_DQS7	SAM	SAM		FB_A_DQS_R<7>
R100	FB_A_DQM0	SAM	SAM		FB_A_DQM_R<0>
R100	FB_A_DQM1	SAM	SAM		FB_A_DQM_R<1>
R100	FB_A_DQM2	SAM	SAM		FB_A_DQM_R<2>
R100	FB_A_DQM3	SAM	SAM		FB_A_DQM_R<3>
R100	FB_A_DQM4	SAM	SAM		FB_A_DQM_R<4>
R100	FB_A_DQM5	SAM	SAM		FB_A_DQM_R<5>
R100	FB_A_DQM6	SAM	SAM		FB_A_DQM_R<6>
R100	FB_A_DQM7	SAM	SAM		FB_A_DQM_R<7>
R100	FB_A_DO0	SAM	SAM		FB_A_DO_R<7..0>
R100	FB_A_DO1	SAM	SAM		FB_A_DO_R<15..8>
R100	FB_A_DO2	SAM	SAM		FB_A_DO_R<23..16>
R100	FB_A_DO3	SAM	SAM		FB_A_DO_R<31..24>
R100	FB_A_DO4	SAM	SAM		FB_A_DO_R<39..32>
R100	FB_A_DO5	SAM	SAM		FB_A_DO_R<47..40>
R100	FB_A_DO6	SAM	SAM		FB_A_DO_R<55..48>
R100	FB_A_DO7	SAM	SAM		FB_A_DO_R<63..56>

		NET_TYPE			
ELECTRICAL_CONSTRAINT_SET		SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
R110	FB_B_CLK_0	SAM DIFF	SAM DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_P_R
R110	(provided above)	SAM DIFF	SAM DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_N_R
R110	FB_B_CLK_1	SAM DIFF	SAM DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_P_R
R110	(provided above)	SAM DIFF	SAM DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_N_R
R110	FB_B_ADDR_CTL	SAM	SAM		FB_B_CKE_R
R110	FB_B_ADDR_CTL	SAM	SAM		FB_B_CS_L_R
R110	FB_B_ADDR_CTL	SAM	SAM		FB_B_ADDR_R<12..0>
R110	FB_B_ADDR_CTL	SAM	SAM		FB_B_BA_R<2..0>
R110	FB_B_ADDR_CTL	SAM	SAM		FB_B_RAS_L_R
R110	FB_B_ADDR_CTL	SAM	SAM		FB_B_CAS_L_R
R110	FB_B_ADDR_CTL	SAM	SAM		FB_B_WE_L_R
R110	FB_B_DQS0	SAM	SAM		FB_B_DQS_R<0>
R110	FB_B_DQS1	SAM	SAM		FB_B_DQS_R<1>
R110	FB_B_DQS2	SAM	SAM		FB_B_DQS_R<2>
R110	FB_B_DQS3	SAM	SAM		FB_B_DQS_R<3>
R110	FB_B_DQS4	SAM	SAM		FB_B_DQS_R<4>
R110	FB_B_DQS5	SAM	SAM		FB_B_DQS_R<5>
R110	FB_B_DQS6	SAM	SAM		FB_B_DQS_R<6>
R110	FB_B_DQS7	SAM	SAM		FB_B_DQS_R<7>
R110	FB_B_DQM0	SAM	SAM		FB_B_DQM_R<0>
R110	FB_B_DQM1	SAM	SAM		FB_B_DQM_R<1>
R110	FB_B_DQM2	SAM	SAM		FB_B_DQM_R<2>
R110	FB_B_DQM3	SAM	SAM		FB_B_DQM_R<3>
R110	FB_B_DQM4	SAM	SAM		FB_B_DQM_R<4>
R110	FB_B_DQM5	SAM	SAM		FB_B_DQM_R<5>
R110	FB_B_DQM6	SAM	SAM		FB_B_DQM_R<6>
R110	FB_B_DQM7	SAM	SAM		FB_B_DQM_R<7>
R110	FB_B_DO0	SAM	SAM		FB_B_DO_R<7..0>
R110	FB_B_DO1	SAM	SAM		FB_B_DO_R<15..8>
R110	FB_B_DO2	SAM	SAM		FB_B_DO_R<23..16>
R110	FB_B_DO3	SAM	SAM		FB_B_DO_R<31..24>
R110	FB_B_DO4	SAM	SAM		FB_B_DO_R<39..32>
R110	FB_B_DO5	SAM	SAM		FB_B_DO_R<47..40>
R110	FB_B_DO6	SAM	SAM		FB_B_DO_R<55..48>
R110	FB_B_DO7	SAM	SAM		FB_B_DO_R<63..56>

M11 Frame Buffer Constraints
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6839	F
		SHT	OF
		55	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
AGP_CLK	CLOCK		CLOCK		AGP_CLK66M_GPU_R 11 43
I2_AGP_FBCLK	I2_FBCLK		I2_FBCLK		I2_AGP_FBCLK_OUT_R 43
					I2_AGP_FBCLK_OUT 21 43
AGP_AD_0	AGP		AGP		AGP_AD<15..0> 43 44
AGP_AD_1	AGP		AGP		AGP_AD<31..16> 43 44
AGP_AD_2	AGP		AGP		AGP_CBE_L<1..0> 43 44
AGP_AD_3	AGP		AGP		AGP_CBE_L<3..2> 43 44
AGP_AD_STB_0	AGP_STB		AGP_AD_STB0		AGP_AD_STB0_P 43 44
AGP_AD_STB_1	AGP_STB		AGP_AD_STB1		AGP_AD_STB1_N 43 44
AGP_AD_STB_2	AGP_STB		AGP_AD_STB2		AGP_AD_STB2_P 43 44
AGP_AD_STB_3	AGP_STB		AGP_AD_STB3		AGP_AD_STB3_N 43 44
AGP_SBA	AGP		AGP		AGP_SBA<7..0> 43 44
AGP_SB_STB	AGP_STB		AGP_SB_STB		AGP_SB_STB_P 43 44
AGP_SB_STB_1	AGP_STB		AGP_SB_STB1		AGP_SB_STB1_N 43 44
AGP_ST	AGP		AGP		AGP_ST<3..0> 43 44
AGP_CTL	AGP		AGP		AGP_FRAME_L 6 43 44
AGP_DEV_CTL	AGP		AGP		AGP_DEVSEL_L 6 43 44
AGP_DEV_CTL_1	AGP		AGP		AGP_TRDY_L 6 43 44
AGP_DEV_CTL_2	AGP		AGP		AGP_TRDY_L 6 43 44
AGP_DEV_CTL_3	AGP		AGP		AGP_STOP_L 6 43 44
AGP_DEV_CTL_4	AGP		AGP		AGP_STOP_L 6 43 44
AGP_DEV_CTL_5	AGP		AGP		AGP_DEVSEL_L 6 43 44
AGP_DEV_CTL_6	AGP		AGP		AGP_DEVSEL_L 6 43 44
AGP_DEV_CTL_7	AGP		AGP		AGP_PAR 43 44
AGP_DEV_CTL_8	AGP		AGP		AGP_PIPE_L 43
AGP_DEV_CTL_9	AGP		AGP		AGP_WBF_L 43 44
AGP_DEV_CTL_10	AGP		AGP		AGP_WBF_L 43 44
AGP_DEV_CTL_11	AGP		AGP		AGP_RBF_L 43 44
AGP_DEV_CTL_12	AGP		AGP		AGP_RBF_L 43 44
AGP_DEV_CTL_13	AGP		AGP		AGP_REQ_L 6 43 44
AGP_DEV_CTL_14	AGP		AGP		AGP_GNT_L 6 43 44

Page Notes



Power aliases required by this page:
 - =PP3V3_AGP
 - =PP1V5_AGP
 - =PP1V5_I2_AGP

Signal aliases required by this page:
 - =I2_AGP_VREF - VRef from graphics card or on-board graphics controller
 - =I2_AGP_FBCLK_IN - AGP feedback clock input. Length should match that of clock from I2 to AGP device.


BOM options provided by this page:
 (NONE)

NOTE: I2 implements an AGP 4x bridge. AGP 8x signals are not provided by this page.

AGP I/O DECOUPLING



AGP PULL-UPS/PULL DOWNS



One resistor for each of:
 - AGP_RBF_L
 - AGP_GNT_L
 - AGP_FRAME_L
 - AGP_STOP_L
 - AGP_DEVSEL_L
 - AGP_TRDY_L

I2 AGP Interface
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	56	115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
720	CLOCK	CLOCK	

AGP_CLK66M_GPU 11 44



Page Notes

Power aliases required by this page:
 - =PP3V3_AGP
 - =PP1V5_AGP

Signal aliases required by this page:
 - =AGP_VREF - Vref divider output for both GPU and NB
 - =AGP_GPU_RESET_L - Active low reset for GPU

BOM options provided by this page:
 (NONE)

NOTE: AGP 8x signals are not provided by this page.



GPU (M11) AGP Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	NONE	SHT	OF
		57	115

Page Notes


Power aliases required by this page:
 - =PPVIN_LTC1778_GPU
 - =PP5V_PWRON_LTC1778_GPU_EXTVCC
 - =PPVCORE_GPU_REG

Signal aliases required by this page:
 - =GPUVCORE_PGOOD - Active high Power Good signal for power sequencing


BOM options provided by this page:
 - GPU_PWRPLAY

NOTE: Implements "Power Miser" feature for ATI GPUs

GPU VCore SUPPLY



WHEN VCORE_CNTL HIGH => 1.307V
 $1.307V = 0.8V * (1 + Ra * (Rc + Rb) / (Rc * Rb))$
 WHEN VCORE_CNTL LOW => 1.054V
 $1.054V = 0.8V * (1 + Ra / Rb)$




GPU VCore Supply
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	58	115	

Power aliases required by this page:
 - =PP1V5_GPU_VDD15
 - =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GPU (M11) Core Power

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	NONE	SHT	OF
		59	115

Page Notes

Power aliases required by this page:
 - =PP1V8R2V5_GPU_FB_VIO - =PP1V8_GPU_PANEL_IO
 - =PP3V3_GPU_VDDR3 - =PP1V8_GPU_LVDS_PLL
 - =PP1V5_GPU_DVO - =PP2V5_GPU_LVDS_IO
 - =PP1V8_GPU_DVO - =PP2V5_GPU_LVDS_IO
 - =PP1V5R3V3_DVO_VREF - =PP1V5_AGP

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - DVO_1V5 - GPU_LVDDR_2V5
 - DVO_1V8 - GPU_LVDDR_2V8

NOTE: Implements a low-swing DVO bus only

D

D

C

C


B

B

A

A


MEMORY I/O - 1.8V/2.5V




OMIT
 CRITICAL
 U5700
 M11P
 BGA
 (7 OF 8)

- A15
- A21
- A28
- A9
- AA1
- AA4
- AA7
- AA8
- AD4
- B1
- B30
- D11
- D13
- D14
- D17
- D19
- D20
- D23
- D26
- D5
- D8
- E27
- F4
- G10
- G13
- G15
- G19
- G22
- G27
- G7
- H10
- H13
- H15
- H17
- H19
- H22
- J1
- J23
- J24
- J4
- J7
- J8
- L27
- L8
- M4
- N4
- N7
- N8
- R1
- R4
- T4
- T7
- T8
- V4
- V7
- V8


GPIO - 3.3V
 (Max Current varies, depends on usage)




DVO I/O (EXT.TMDS) - 1.5V/1.8V




AGP 4X I/O - 1.5V





LVDS PLL - 1.8V



LVDS I/O - 1.8V
 ALSO TXVDDR



LVDS I/O - 2.5V/2.8V



GPU (M11) I/O Power

SYNC_MASTER=ARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	60	115	

Page Notes


Power aliases required by this page:
 - =PP1V8R2V5_GPU_FB_VIO
 - =PP1V8_GPU_MEMVMODE

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - GPU_MEMIO_1V8
 - GPU_MEMIO_2V5



GPU Frame Buffer Series Term



GPU (M11) Frame Buffer I/F

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE




II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	61	115	

Power aliases required by this page:
- =PPIV8_FB_VDD
- =PPIV8_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

Table with columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, SPACING, PHYSICAL, DIFFERENTIAL_PAIR. Lists constraints like FB_A_CLK_0_P, FB_A_CLK_0_N, etc.




GPU Frame Buffer A
SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
 - =PPIV8_FB_VDD
 - =PPIV8_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FB00	RAM_DIFF	RAM_DIFF	FB_B_CLK_0
FB01	RAM_DIFF	RAM_DIFF	FB_B_CLK_0
FB02	RAM_DIFF	RAM_DIFF	FB_B_CLK_1
FB03	RAM_DIFF	RAM_DIFF	FB_B_CLK_1
FB04	RAM	RAM	FB_B_CKE
FB05	RAM	RAM	FB_B_CKE
FB06	RAM	RAM	FB_B_CS_L
FB07	RAM	RAM	FB_B_ADDR<11..0>
FB08	RAM	RAM	FB_B_ADDR<11..0>
FB09	RAM	RAM	FB_B_RAS_L
FB10	RAM	RAM	FB_B_RAS_L
FB11	RAM	RAM	FB_B_CAS_L
FB12	RAM	RAM	FB_B_CAS_L
FB13	RAM	RAM	FB_B_WE_L
FB14	RAM	RAM	FB_B_WE_L
FB15	RAM	RAM	FB_B_DQS<7..0>
FB16	RAM	RAM	FB_B_DQS<7..0>
FB17	RAM	RAM	FB_B_DQM<7..0>
FB18	RAM	RAM	FB_B_DQM<7..0>



www.laptop-schematics.com

GPU Frame Buffer B

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6839	F
SCALE	SHT	OF
NONE	63	115



Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
 - =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
 (NONE)

D

D

C


C

B

B

A

A



GPU (M11) GPIOs/Straps

SYNC_MASTER=ARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	64	115	

Page Notes


Power aliases required by this page:
 - =PP3V3_GPU_CLOCKS - =PP3V3_GPU_PWRSEQ
 - =PPVIN_GPU_LVDDR_LDO - =PP2V5_GPU_PWRSEQ
 - =PP2V5_GPU_LVDDR_LDO - =PP1V8_GPU_PWRSEQ
 - =PP1V5_GPU_PWRSEQ

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 - GPU_SS - GPU_LVDDR_2V8

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R60	ATI_CLK27M	CLOCK	CLOCK
R64	ATI_CLK27M	CLOCK	CLOCK
R65	ATI_CLK27M	CLOCK	CLOCK
R61	ATI_CLK27M_SS	CLOCK	CLOCK
R62	ATI_CLK27M_SS	CLOCK	CLOCK


M11 Power Shutdown Sequencing



27M OSC




LVDDR 2.8V LDO



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1188	353S1140	GPU_LVDDR_2V8	U6530	Primary is 2.7V/Alt is 2.8V

SPREAD SPECTRUM SUPPORT
 S0=1;S1=M => -1.5% DOWN-SPREAD



GPU (M11) Clocks/Misc

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	65	115	


Page Notes

Power aliases required by this page:
 - =PP2V5_GPU_A2VDD - =PP1V8_GPU_AVDD
 - =PP1V8_GPU_TPVDV - =PP3V3_GPU_GPIOS

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - DVO_1V5 - GPU_VDDR4_3V3
 - DVO_1V8 - DVO_3V3

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR	
	SPACING	PHYSICAL		
R6600	DVO	DVO		GPU DVOD R<23..0>
R6601	DVO	DVO		GPU DVO HSYNC R
R6602	DVO	DVO		GPU DVO VSYNC R
R6603	DVO	DVO		GPU DVO DE R
R6604	DVO	DVO		GPU DVO CLKP R
R6605	LVDS_DATA	LVDS	LVDS_U0	LVDS U0_P
R6606	LVDS_DATA	LVDS	LVDS_U0	LVDS U0_N
R6607	LVDS_DATA	LVDS	LVDS_U1	LVDS U1_P
R6608	LVDS_DATA	LVDS	LVDS_U1	LVDS U1_N
R6609	LVDS_DATA	LVDS	LVDS_U2	LVDS U2_P
R6610	LVDS_DATA	LVDS	LVDS_U2	LVDS U2_N
R6611	LVDS_CLK_UPPER	LVDS	LVDS_UCLK	CLKLVDS U_P
R6612	LVDS_CLK_UPPER	LVDS	LVDS_UCLK	CLKLVDS U_N
R6613	LVDS_DATA	LVDS	LVDS_L0	LVDS L0_P
R6614	LVDS_DATA	LVDS	LVDS_L0	LVDS L0_N
R6615	LVDS_DATA	LVDS	LVDS_L1	LVDS L1_P
R6616	LVDS_DATA	LVDS	LVDS_L1	LVDS L1_N
R6617	LVDS_DATA	LVDS	LVDS_L2	LVDS L2_P
R6618	LVDS_DATA	LVDS	LVDS_L2	LVDS L2_N
R6619	LVDS_CLK_LOWER	LVDS	LVDS_LCLK	CLKLVDS L_P
R6620	LVDS_CLK_LOWER	LVDS	LVDS_LCLK	CLKLVDS L_N
R6621	VGA	VGA		GPU VGA_R
R6622	VGA	VGA		GPU VGA_G
R6623	VGA	VGA		GPU VGA_B
R6624	VGA_CONN	VGA_CONN		VGA_R
R6625	VGA_CONN	VGA_CONN		VGA_G
R6626	VGA_CONN	VGA_CONN		VGA_B
R6627	TV	TV		GPU TV_Y
R6628	TV	TV		GPU TV_C
R6629	TV	TV		GPU TV_COMP
R6630	TV_CONN	TV_CONN		TV_Y
R6631	TV_CONN	TV_CONN		TV_C
R6632	TV_CONN	TV_CONN		TV_COMP



GPU (M11) DVI/DAC Outputs

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6839	F
SCALE		SHT	OF
NONE		66	115



APPLE COMPUTER INC.

Page Notes

Power aliases required by this page:
 - =PP3V3_RUN_SI - =PP1V5R3V3_DVO_VREF

Signal aliases required by this page:
 - =SI_TMDS_RESET_L - =RP67xxPy (pinswappable series R)
 - =SI_I2C_CLK
 - =SI_I2C_DATA

BOM options provided by this page:
 - TMDS_EXT - DVO_V15 - DVO_V3V3
 - TMDS_DUAL - DVO_V18

Net Spacing Type: TMDS
 Net Physical Type: TMDS


NOTE: Target differential impedance for TMDS data pairs is 100 ohms.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
GPU_DVO_LOWER	DVO	DVO	GPU_DVOD<0..11> 6 54
GPU_DVO_BOTH	DVO	DVO	GPU_DVO_HSYNC 6 54 55
GPU_DVO_BOTH	DVO	DVO	GPU_DVO_VSYNC 6 54 55
GPU_DVO_BOTH	DVO	DVO	GPU_DVO_DE 6 54 55
GPU_DVO_CLKP	DVO	DVO	GPU_DVO_CLKP 6 54 55
TMDS_CLK	TMDS	TMDS	SI_TMDS_CLK 54
TMDS_CLKP	TMDS	TMDS	SI_TMDS_CLKP 54
TMDS_DATA	TMDS	TMDS	SI_TMDS_D0 54
TMDS_DATA	TMDS	TMDS	SI_TMDS_D1 54
TMDS_DATA	TMDS	TMDS	SI_TMDS_D2 54
TMDS_DATA	TMDS	TMDS	SI_TMDS_D0 54
TMDS_DATA	TMDS	TMDS	SI_TMDS_D1 54
TMDS_DATA	TMDS	TMDS	SI_TMDS_D2 54

Lower DVO Termination

Place close to GPU



One each for: GPU_DVOD<0..11>
 GPU_DVO_HSYNC
 GPU_DVO_VSYNC
 GPU_DVO_DE
 GPU_DVO_CLKP



SILICON IMAGE TMDS



EXTERNAL TMDS TERMINATION



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
TMDS	TMDS	TMDS	TMDS_CLK
TMDS	TMDS	TMDS	TMDS_CLKP
TMDS	TMDS	TMDS	TMDS_CLKN
TMDS	TMDS	TMDS	TMDS_D0
TMDS	TMDS	TMDS	TMDS_D0
TMDS	TMDS	TMDS	TMDS_D1
TMDS	TMDS	TMDS	TMDS_D1
TMDS	TMDS	TMDS	TMDS_D2
TMDS	TMDS	TMDS	TMDS_D2

The DVO bus can be run with 3.3V or 1.5V/1.8V signaling. The power rail for the reference should be connected to the GPU DVO rail.

Lower TMDS Transmitter
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHEET	OF	
NONE	67	115	

Page Notes

Power aliases required by this page:
 - =PP3V3_RUN_SI

Signal aliases required by this page:
 - =SI_I2C_CLK - =SI_TMDS_RESET_L
 - =SI_I2C_DATA - =RP68xxPy (pin-swappable series R)




BOM options provided by this page:
 - TMDS_DUAL

Net Spacing Type: TMDS
 Net Physical Type: TMDS


NOTE: Target differential impedance for TMDS data pairs is 100 ohms.

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
GPU_DVO_UPPER	DVO	DVO	GPU_DVOD<12..19>
GPU_DVOD20	DVO	DVO	GPU_DVOD<20>
GPU_DVO_UPPER	DVO	DVO	GPU_DVOD<21..23>
	PROVIDED BY LOWER TXMR		GPU_DVO_VSYNC
	PROVIDED BY LOWER TXMR		GPU_DVO_DE
	PROVIDED BY LOWER TXMR		GPU_DVO_CLKP
TMDS_DATA	TMDS	TMDS	SI_TMDS_D3
			SI_TMDS_DP<3>
			SI_TMDS_DN<3>
			SI_TMDS_D4
			SI_TMDS_DP<4>
			SI_TMDS_DN<4>
			SI_TMDS_D5
			SI_TMDS_DP<5>
			SI_TMDS_DN<5>
			TMDS_D3
			TMDS_DP<3>
			TMDS_DN<3>
			TMDS_D4
			TMDS_DP<4>
			TMDS_DN<4>
			TMDS_D5
			TMDS_DP<5>
			TMDS_DN<5>


Upper DVO series termination



Upper Channel Series Termination



Upper Channel Common-mode Termination



Upper TMDS Transmitter


SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LCD (LVDS) INTERFACE



INVERTER INTERFACE



Internal Display Conns





SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT OF		
NONE	69 OF		115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_CLK	TMDS_CONN_CLK
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_CLKN	TMDS_CONN_CLKN
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D0	TMDS_CONN_DP<0>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D0	TMDS_CONN_DN<0>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D1	TMDS_CONN_DP<1>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D1	TMDS_CONN_DN<1>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D2	TMDS_CONN_DP<2>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D2	TMDS_CONN_DN<2>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D3	TMDS_CONN_DP<3>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D3	TMDS_CONN_DN<3>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D4	TMDS_CONN_DP<4>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D4	TMDS_CONN_DN<4>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D5	TMDS_CONN_DP<5>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D5	TMDS_CONN_DN<5>



Power key detect path when system is shutdown or asleep... DDC CLK is isolated from GPU during shutdown. When power key on, remote device is pressed, 5V will be driven into DDC CLK. Since hot rails will be low, TP0610 will turn on, driving SYS_POWER_BUTTON_L low. As host rails rise, TP0610 will turn off, as will remote device path into DDC CLK. Isolation will be disabled as well.



External Display Conns

SYNC_MASTER=MARIAS-PDIFF SYNC_DATE=06/02/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	NONE	SHT	70 OF 115


Page Notes

Power aliases required by this page:
 - =PP3V3_PCI_ROM

Signal aliases required by this page:
 - =ROM_PWD_L

BOM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7100 part number.



BootROM


SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	71	115	



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PCI_CLK_SLOTA	CLOCK	CLOCK	CLOCK	
PCI_CLK_SLOTD	CLOCK	CLOCK	CLOCK	
I2_PCI_FBCLK	I2_FBCLK	I2_FBCLK	I2_FBCLK	
PCI_AD<16..0>	PCI	PCI	PCI	
PCI_AD<17>	PCI	PCI	PCI	
PCI_AD<19..18>	PCI	PCI	PCI	
PCI_AD<20>	PCI	PCI	PCI	
PCI_AD<21>	PCI	PCI	PCI	
PCI_AD<23..22>	PCI	PCI	PCI	
PCI_AD<31..24>	PCI	PCI	PCI	
PCI_CBE L<3..0>	PCI	PCI	PCI	
PCI_FRAME L	PCI	PCI	PCI	
PCI_DEVSEL L	PCI	PCI	PCI	
PCI_IRDY L	PCI	PCI	PCI	
PCI_TRDY L	PCI	PCI	PCI	
PCI_STOP L	PCI	PCI	PCI	
PCI_PAR	PCI	PCI	PCI	
PCI_SLOTA_REQ L	PCI	PCI	PCI	
PCI_SLOTA_GNT L	PCI	PCI	PCI	
PCI_SLOTD_REQ L	PCI	PCI	PCI	
PCI_SLOTD_GNT L	PCI	PCI	PCI	


TP_PCI_CLK33M_SLOTA_R	11 59
TP_PCI_CLK33M_SLOTD_R	11 59
I2_PCI_FBCLK_OUT_R	59
I2_PCI_FBCLK_OUT	21 59
PCI_AD<16..0>	58 59 60 61 62 (BOOTROM ADDR)
PCI_AD<17>	11 58 59 60 61 (BOOTROM ADDR/SLOT A IDSEL)
PCI_AD<19..18>	58 59 60 61 62 (BOOTROM ADDR)
PCI_AD<20>	11 58 59 60 61 (SLOT D IDSEL)
PCI_AD<21>	11 59 60 61 62 (SLOT E IDSEL)
PCI_AD<23..22>	59 60 61 62 (PCI ONLY)
PCI_AD<31..24>	58 59 60 61 62 (BOOTROM DATA)
PCI_CBE L<3..0>	59 60 61 62
PCI_FRAME L	6 59 60 61 62
PCI_DEVSEL L	59 60 61 62
PCI_IRDY L	6 59 60 61 62
PCI_TRDY L	6 59 60 61 62
PCI_STOP L	6 59 60 61 62
PCI_PAR	59 60 61 62
PCI_SLOTA_REQ L	11 59
PCI_SLOTA_GNT L	11 59
PCI_SLOTD_REQ L	11 59
PCI_SLOTD_GNT L	11 59

Page Notes

Power aliases required by this page:
 - =PP3V3_PCI

Signal aliases required by this page:
 - =I2_PCI_FBCLK_IN - PCI feedback clock input. Length should match that of longest clock from I2 to PCI device.

BOM options provided by this page:
 (NONE)



One resistor for each of:
 - PCI_FRAME_L
 - PCI_TRDY_L
 - PCI_IRDY_L
 - PCI_STOP_L

One resistor for each of:
 - PCI_SLOTA_GNT_L
 - PCI_SLOTA_REQ_L
 - PCI_SLOTD_GNT_L
 - PCI_SLOTD_REQ_L

SLOT E REQ/GNT pull-ups not provided by this page.

I2 PCI Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	72	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
MEM		CLOCK	CLOCK	

=PCI_CLK33M_AIRPORT 11 60

Page Notes

Power aliases required by this page:
 - =PP3V3_PCI (802.11g Power)
 - =PP3V3_PWRON_BT (Bluetooth Power)


Signal aliases required by this page:
 - =PCI_CLK33M_AIRPORT (33MHz PCI clock)
 - =PCI_AIRPORT_RESET_L (PCI Reset)
 - =USB_BT_P (Bluetooth USB D+)
 - =USB_BT_N (Bluetooth USB D-)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com


Q85 AIRPORT/BT CONN
 SYNC_MASTER=MARIAS-MDIFF SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	NONE	SHT	OF
		73	115



NET TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
E13	CLOCK	CLOCK	


=PCI_CLK33M_CBUS 11 61

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!




0.1uF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10Kv

PC CARD/CARDBUS CONNECTOR



TI REFERENCE SCHEMATIC DID NOT HAVE BULK ON PPVCC_CBUS_SW



Cardbus
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	74	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
	CLOCK	CLOCK	

=PCI_CLK33M_USB2 11 62

Page Notes


Power aliases required by this page:
 - =PPVIO_PCI (to 3.3V or 5V)
 - =PP3V3_PCI_USB2 (D3cold rail)

Signal aliases required by this page:
 - =PCI_CLK33M_USB2
 - =PCI_USB2_REQ_L - =PCI_USB2_IDSEL
 - =PCI_USB2_GNT_L - =PCI_USB2_RESET_L
 - =PCI_USB2_INT_L

BOM options provided by this page:
 - USB2_NEC

PCI Devices implemented on this page:
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.



RP7510 & R7510-12 required to facilitate NAND-tree testing


NEC USB2	
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	75	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
UATA_DD	DATA	DATA		UATA_DD R<15..8> 6 63
UATA_DD7	DATA	DATA		UATA_DD R<7> 6 63
UATA_DD	DATA	DATA		UATA_DD R<6..0> 6 63
UATA_HSTRT	DATA	DATA		UATA_DA R<2..0> 6 63
UATA_HSTRT	DATA	DATA		UATA_CS0 L R 6 63
UATA_HSTRT	DATA	DATA		UATA_CS1 L R 63
UATA_HSTROBE	DATA	DATA		UATA_HSTROBE R 63
UATA_HSTRT	DATA	DATA		UATA_STOP R 63
UATA_HSTRT	DATA	DATA		UATA_DMACK L R 63
UATA_HSTRT	DATA	DATA		UATA_RESET L R 63
UATA_HSTROBE	DATA	DATA		UATA_DSTROBE R 63
UATA_DEV_R	DATA	DATA		UATA_DMARQ R 63
UATA_DEV_R	DATA	DATA		UATA_INTRO R 63
UATA_DEV_R	DATA	DATA		UATA_DD<15..0> 6 7 64
UATA_DEV_R	DATA	DATA		UATA_DA<2..0> 6 7 64
UATA_DEV_R	DATA	DATA		UATA_CS0 L 6 7 64
UATA_DEV_R	DATA	DATA		UATA_CS1 L 7 63 64
UATA_DEV_R	DATA	DATA		UATA_HSTROBE 7 63 64
UATA_DEV_R	DATA	DATA		UATA_STOP 7 63 64
UATA_DEV_R	DATA	DATA		UATA_DMACK L 7 63 64
UATA_DEV_R	DATA	DATA		UATA_RESET L 7 63 64
UATA_DEV_R	DATA	DATA		UATA_DSTROBE 7 63 64
UATA_DEV_R	DATA	DATA		UATA_DMARQ 7 63 64
UATA_DEV_R	DATA	DATA		UATA_INTRO 7 63 64

UATA100 SERIES TERMINATION

PLACE CLOSE TO I2






Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



I2 UATA Interface
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	81	115	

D

D

C

C

B



B

A

A

HDD CONNECTOR

ODD CONNECTOR



ATA Connectors
 Q16C/516S0357/M-ST-SM2-LF
 Q41C/516S0335/M-ST-SM1-LF

HDD/ODD Connectors
 SYNC_MASTER=MARIAS-PDIFF SYNC_DATE=06/02/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	NONE	SHT	OF
		82	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
				ENET_CLK25M_TX	11 65
				ENET_CLK125M_RX	11 65
				ENET_GBE_REF	11 65
				ENET_CLK125M_GTX_R	65 66
				ENET_RXD<0>	9 11 65
				ENET_RXD<7..4>	9 11 65
				ENET_RX_DV	9 11 65
				ENET_RX_ER	9 11 65
				ENET_RXD<3..0>	11 65
				ENET_RXD<7..4>	11 65
				ENET_TX_EN_R	11 65
				ENET_TX_ER_R	11 65
				ENET_COL	9 11 65
				ENET_CRS	9 11 65
				ENET_MDC	9 11 65
				ENET_MDIO	9 11 65
				I2_ENET_MDIO	65

Page Notes

Power aliases required by this page:
 - =PP2V5R3V3_PWRON_I2_ENET


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

NOTE: This page does not provide any series termination. Any termination, including clock signals, should be provided by the PHY page or a non-shared schematic page.

NOTE: All I2 GPIOs should have a pull-up or pull-down resistor. This page does not provide a resistor for GPIO 16. It must be provided by the PHY page or a non-shared schematic page.

NOTE: ENET_RX_DV has a hold spec violation on I2. May want to lengthen net by ~250ps. Net has a unique ECSet name to allow this.



These GPIOs are referenced to the Ethernet I/O rail

I2 Ethernet Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
	SCALE NONE	SHT 84	OF 115

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
[Symbol]	CLOCK	CLOCK	
[Symbol]	CLOCK	CLOCK	
[Symbol]	CLOCK	CLOCK	
[Symbol]	ENETCONN	ENETCONN	ENETCONN_0
[Symbol]	ENETCONN	ENETCONN	ENETCONN_0
[Symbol]	ENETCONN	ENETCONN	ENETCONN_1
[Symbol]	ENETCONN	ENETCONN	ENETCONN_1
[Symbol]	ENETCONN	ENETCONN	ENETCONN_2
[Symbol]	ENETCONN	ENETCONN	ENETCONN_2
[Symbol]	ENETCONN	ENETCONN	ENETCONN_3
[Symbol]	ENETCONN	ENETCONN	ENETCONN_3
[Symbol]	XTAL	XTAL	
[Symbol]	XTAL	XTAL	
[Symbol]	XTAL	XTAL	

Page Notes

Power aliases required by this page:
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

Net Spacing Type: ENET_MDI

Time to Line: 0.38 nms
 Length Tolerance: 50 mils
 Primary Max Sep: 5 mils
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils

NOTE: Target differential impedance for ENET data pairs is 100 ohms.




Vesta Ethernet LowPwr
 Disables Vesta Ethernet Circuit



Circuit ensures Vesta LOWPWR signal is low when Vesta RESET* is asserted, and allows LOWPWR to assert when ethernet link is unpowered.

Vesta Config Straps:

PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select (Internal Pull-downs)																																
EM_10B - TBI Interface Select (Internal Pull-down)	HUB - Repeater Select (Internal Pull-down)																																
RGMIEN - RGMI Enable (Internal Pull-down)	ER - Edge Rate Select (Internal Pull-down)																																
FDX - Full-Duplex Select (Internal Pull-up)	AN_EN - Auto-Negotiation Select (Internal Pull-up)																																
F1000 - Speed Select (Internal Pull-up)	TXC_RXC_DELAY - TXC/RXC Delay (Internal Pull-up)																																
SPD0 - Speed Select (Internal Pull-down)																																	
<table border="1"> <thead> <tr> <th>AN_EN</th> <th>F1000</th> <th>SPD0</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>Force 10BASE-T</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>Force 100BASE-TX</td></tr> <tr><td>0</td><td>1</td><td>X</td><td>Force 1000BASE-T (test use only)</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>Auto-negotiate advertise 10BASE-T</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>Auto-negotiate advertise 10/100BASE-TX</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>Auto-negotiate advertise 10/100/1000BASE-T</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>Auto-negotiate advertise 1000BASE-T</td></tr> </tbody> </table>		AN_EN	F1000	SPD0	Description	0	0	0	Force 10BASE-T	0	0	1	Force 100BASE-TX	0	1	X	Force 1000BASE-T (test use only)	1	0	0	Auto-negotiate advertise 10BASE-T	1	0	1	Auto-negotiate advertise 10/100BASE-TX	1	1	0	Auto-negotiate advertise 10/100/1000BASE-T	1	1	1	Auto-negotiate advertise 1000BASE-T
AN_EN	F1000	SPD0	Description																														
0	0	0	Force 10BASE-T																														
0	0	1	Force 100BASE-TX																														
0	1	X	Force 1000BASE-T (test use only)																														
1	0	0	Auto-negotiate advertise 10BASE-T																														
1	0	1	Auto-negotiate advertise 10/100BASE-TX																														
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T																														
1	1	1	Auto-negotiate advertise 1000BASE-T																														



Vesta Ethernet PHY

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	85	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R845	PROVIDED	ENETCONN	ENETCONN	ENET_RJ45_0
R846	BY	ENETCONN	ENETCONN	ENET_RJ45_0
R847	BY	ENETCONN	ENETCONN	ENET_RJ45_1
R848	ETHERNET	ENETCONN	ENETCONN	ENET_RJ45_1
R849	PHY	ENETCONN	ENETCONN	ENET_RJ45_2
R850	PHY	ENETCONN	ENETCONN	ENET_RJ45_2
R851	PHY	ENETCONN	ENETCONN	ENET_RJ45_3
R852	PHY	ENETCONN	ENETCONN	ENET_RJ45_3

Page Notes

Power aliases required by this page:
 - _PP2V5_ENET
 - _GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



Transformers should be mirrored on opposite sides of the board

Ethernet Connector

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	REV.
NONE	86	115	

8

7

6

5

4

3

2

1


ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
FW_D	FW	FW		FW D R<7..0>	6 9 68
FW_CTL	FW	FW		FW CTL R<1..0>	9 68 71
FW_LREQ	FW	FW		FW LREQ R	9 68 71
	FW	FW		FW LPS R	9 68 71
	FW	FW		FW LINKON	68 69
FW_PCLK	CLOCK	CLOCK		FW CLK98M_PCLK	68 69
FW_LCLK	CLOCK	CLOCK		FW CLK98M_LCLK R	68 69
FW_PINT	FW	FW		FW PINT	68 69

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



I2 FireWire Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT OF		
NONE	88 OF		115

8

7

6

5

4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PROVIDED BY LINK PAGE1	CLOCK	CLOCK		
	CLOCK	CLOCK		
FW_TPA0	FW_TP	FW_TP	FW_TPA0	FW_TPA0_P
FW_TPA0	FW_TP	FW_TP	FW_TPA0	FW_TPA0_N
FW_TPB0	FW_TP	FW_TP	FW_TPB0	FW_TPB0_P
FW_TPB0	FW_TP	FW_TP	FW_TPB0	FW_TPB0_N
FW_TPA1	FW_TP	FW_TP	FW_TPA1	FW_TPA1_P
FW_TPA1	FW_TP	FW_TP	FW_TPA1	FW_TPA1_N
FW_TPB1	FW_TP	FW_TP	FW_TPB1	FW_TPB1_P
FW_TPB1	FW_TP	FW_TP	FW_TPB1	FW_TPB1_N
FW_TPA2	FW_TP	FW_TP	FW_TPA2	FW_TPA2_P
FW_TPA2	FW_TP	FW_TP	FW_TPA2	FW_TPA2_N
FW_TPB2	FW_TP	FW_TP	FW_TPB2	FW_TPB2_P
FW_TPB2	FW_TP	FW_TP	FW_TPB2	FW_TPB2_N
VESTA_CLK24M_XTAL	XTAL	XTAL		VESTA_CLK24M_XTALI
	XTAL	XTAL		VESTA_CLK24M_XTALO
	XTAL	XTAL		VESTA_CLK24M_XTALO_R

Page Notes

Power aliases required by this page:

- =PPFW_PHY_CPS
- =PP3V3_FW
- =PP3V3_ENETFW
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:

- NONE

BOM options provided by this page:

- VESTA_BILINGUAL_EN12
If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.
- VESTA_DS_ONLY_EN0
If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
- VESTA_PORT1_DISABLE
If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.
- VESTA_PORT2_DISABLE
If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.
- VESTA_PWR_CLASS_0
If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.







Net Spacing Type: FW_TP

Line to Line: 0.38 mms
 Length Tolerance: 100 mils
 Primary Max Sep: 7.5 mils
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils

NOTE: Target differential impedance for FW data pairs is 110 ohms.

Vesta Config Straps:

- DS_ONLY_EN12 - Port 1&2 Data/Strobe
- 1 - Port 1&2 Data/Strobe mode only
 - 0 - Port 1&2 Bilingual mode
- (Internal Pull-up)
- DS_ONLY_EN0 - Port 0 Data/Strobe
- 1 - Port 0 Data/Strobe mode only
 - 0 - Port 0 Bilingual mode
- (Internal Pull-down)
- PORT1_ENABLE - Port 1 Enable
- 1 - Port 1 Enabled
 - 0 - Port 1 Disabled (saves power)
- (Internal Pull-up)
- PORT2_ENABLE - Port 2 Enable
- 1 - Port 2 Enabled
 - 0 - Port 2 Disabled (saves power)
- (Internal Pull-up)
- PWR_CLASS - FireWire Power Class
- 1 - Sets Power Class to 0x4
 - 0 - Sets Power Class to 0x0
- (Internal Pull-up)



Vesta FireWire PHY

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	89	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PROVIDED	FW	FW	FW_PORT1_TPA_P_FL
BY	FW	FW	FW_PORT1_TPA_N_FL
	FW	FW	FW_PORT1_TPB_FL
PHY	FW	FW	FW_PORT1_TPB_N_FL
	FW	FW	FW_PORT2_TPA_P_FL
PAGE	FW	FW	FW_PORT2_TPA_N_FL
	FW	FW	FW_PORT2_TPB_P_FL
	FW	FW	FW_PORT2_TPB_N_FL

Page Notes

Power aliases required by this page:
 - _PPFW_PORT1
 - _PPFW_PORT2
 - _PPFW_PORT3
 - _PP3V3_FW
 - _GND_CHASSIS_FW_PORT1
 - _GND_CHASSIS_FW_PORT2
 - _GND_CHASSIS_FW_PORT3




Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.



1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



"Snapback" & "Late VG" Protection



Cable Power




AREF needs to be isolated from all local grounds per 1394b spec


When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33



Cable Power



"Snapback" & "Late VG" Protection



PORT 2 1394A



FireWire Ports

SYNC_MASTER=MARIAS-PDIFF SYNC_DATE=06/02/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

Place series terminators approximately halfway between Vesta and NB.
(They should probably be slightly closer to Vesta than the NB.)



FireWire Series Term

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	F
SCALE	SHT	OF
NONE	91	115

8

7

6

5

4

3

2


1

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
USB2_0	USB2	USB2	USB2_I2_0	USB2_I2 P<0>
USB2_0	USB2	USB2	USB2_I2_0	USB2_I2 N<0>
USB2_1	USB2	USB2	USB2_I2_1	USB2_I2 P<1>
USB2_1	USB2	USB2	USB2_I2_1	USB2_I2 N<1>
USB2_2	USB2	USB2	USB2_I2_2	USB2_I2 P<2>
USB2_2	USB2	USB2	USB2_I2_2	USB2_I2 N<2>
USB2_3	USB2	USB2	USB2_I2_3	USB2_I2 P<3>
USB2_3	USB2	USB2	USB2_I2_3	USB2_I2 N<3>
USB2_4	USB2	USB2	USB2_I2_4	USB2_I2 P<4>
USB2_4	USB2	USB2	USB2_I2_4	USB2_I2 N<4>
USB2_5	USB2	USB2	USB2_I2_5	USB2_I2 P<5>
USB2_5	USB2	USB2	USB2_I2_5	USB2_I2 N<5>
USB2_I2_XTAL	XTAL	XTAL		I2_CLK30M_USB2_XOUT_R
(USB2_I2_XTAL)	XTAL	XTAL		I2_CLK30M_USB2_XOUT
(USB2_I2_XTAL)	XTAL	XTAL		I2_CLK30M_USB2_XIN

Page Notes

Power aliases required by this page:
 - =PP3V3_PWRON_USB
 Signal aliases required by this page:
 - =RP92xxPy (pinswappable USB pulldowns)
 BOM options provided by this page:
 (NONE)

Net Spacing Type: USB2
 Line To Line: 19.5 mils
 Length Tolerance: 50 mils
 Primary Max Sep: 7.5 mils
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils
 NOTE: Target differential impedance for USB2 data pairs is 90 ohms.



One pair for each port USB2_*<0..5>

I2 USB Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	92	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
E30	USB2	USB2	USB2_NEC_0
E31	USB2	USB2	USB2_NEC_0
E32	USB2	USB2	USB2_NEC_1
E33	USB2	USB2	USB2_NEC_1
E34	USB2	USB2	USB2_NEC_2
E35	USB2	USB2	USB2_NEC_2
E36	USB2	USB2	USB2_NEC_3
E37	USB2	USB2	USB2_NEC_3

PROVIDED BY 12 PAGES

E40	USB2_NEC_XTAL	XTAL	XTAL	NEC_CLK30M_XT1
E41		XTAL	XTAL	NEC_CLK30M_XT2
E42		XTAL	XTAL	NEC_CLK30M_XT2_R

Page Notes


Power aliases required by this page:
 - =PP3V3_PWRON_USB2

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 USB2_NEC

Net Spacing Type: USB2

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.



NEC USB2 Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	93	115	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

AUDIO BOARD CONNECTOR

Place all shorts at output of 3.3V and 5V regulator



Audio Board Connector

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT		OF
NONE	100		115

8

7

6

5

4

3

2

1

	8	7	6	5	4	3	2	1																																																																																												
D	AGP <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>AGP</td><td>401</td><td>*</td><td>0.4 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_SPACING_RULE</td><td>AGP_STB</td><td>601</td><td>*</td><td>0.6 MM</td><td>2.5 MM</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>AGP</td><td>*</td><td></td><td>=STANDARD</td><td>=60_OHM_SE</td><td>=60_OHM_SE</td><td>=60_OHM_SE</td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>AGP_STB</td><td>*</td><td></td><td>=STANDARD</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	AGP	401	*	0.4 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_SPACING_RULE	AGP_STB	601	*	0.6 MM	2.5 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	AGP	*		=STANDARD	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE		TABLE_PHYSICAL_RULE	AGP_STB	*		=STANDARD	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF		AUDIO <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>AUDIO</td><td>251</td><td>*</td><td>0.25 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>AUDIO</td><td>*</td><td></td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>			TABLE_SPACING_RULE									TABLE_SPACING_RULE	AUDIO	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	AUDIO	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		D
	TABLE_SPACING_RULE																																																																																																			
	TABLE_SPACING_RULE	AGP	401	*	0.4 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																											
	TABLE_SPACING_RULE	AGP_STB	601	*	0.6 MM	2.5 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																											
	TABLE_PHYSICAL_RULE																																																																																																			
	TABLE_PHYSICAL_RULE	AGP	*		=STANDARD	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE																																																																																												
	TABLE_PHYSICAL_RULE	AGP_STB	*		=STANDARD	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																												
	TABLE_SPACING_RULE																																																																																																			
	TABLE_SPACING_RULE	AUDIO	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																											
	TABLE_PHYSICAL_RULE																																																																																																			
TABLE_PHYSICAL_RULE	AUDIO	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
CLOCK <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>CLOCK</td><td>251</td><td>*</td><td>0.25 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>CLOCK</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	CLOCK	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	CLOCK	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		I2S <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>I2S</td><td>251</td><td>*</td><td>0.25 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>I2S</td><td>*</td><td></td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>			TABLE_SPACING_RULE									TABLE_SPACING_RULE	I2S	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	I2S	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		C																			
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	CLOCK	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	CLOCK	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	I2S	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	I2S	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
ENET (Ethernet Digital) <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>ENET_SELF</td><td>=STANDARD</td><td>*</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_SPACING_RULE</td><td>ENET</td><td>201</td><td>*</td><td>0.2 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>ENET</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	ENET_SELF	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_SPACING_RULE	ENET	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	ENET	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		ENETCONN <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>ENETCONN</td><td>501</td><td>*</td><td>0.50 MM</td><td>3.81 MM</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>ENETCONN</td><td>*</td><td></td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td></td></tr> </table>			TABLE_SPACING_RULE									TABLE_SPACING_RULE	ENETCONN	501	*	0.50 MM	3.81 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	TABLE_PHYSICAL_RULE										TABLE_PHYSICAL_RULE	ENETCONN	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF		C									
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	ENET_SELF	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_SPACING_RULE	ENET	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	ENET	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	ENETCONN	501	*	0.50 MM	3.81 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	ENETCONN	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																													
FW (FireWire Digital) <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>FW_SELF</td><td>=STANDARD</td><td>*</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_SPACING_RULE</td><td>FW</td><td>201</td><td>*</td><td>0.2 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>FW</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	FW_SELF	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_SPACING_RULE	FW	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	FW	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		FW_TP <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>FW_TP</td><td>501</td><td>*</td><td>0.50 MM</td><td>3.81 MM</td><td>=110_OHM_DIFF</td><td>=110_OHM_DIFF</td><td>=110_OHM_DIFF</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>FW_TP</td><td>*</td><td></td><td>=110_OHM_DIFF</td><td>=110_OHM_DIFF</td><td>=110_OHM_DIFF</td><td>=110_OHM_DIFF</td><td></td></tr> </table>			TABLE_SPACING_RULE									TABLE_SPACING_RULE	FW_TP	501	*	0.50 MM	3.81 MM	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	FW_TP	*		=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF		B										
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	FW_SELF	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_SPACING_RULE	FW	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	FW	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	FW_TP	501	*	0.50 MM	3.81 MM	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	FW_TP	*		=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF																																																																																													
I2C <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>I2C</td><td>201</td><td>*</td><td>0.2 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>I2C</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	I2C	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	I2C	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		I2_FBCLK / XTAL <table border="1"> <tr><td>TABLE_SPACING_ASSIGNMENT</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_ASSIGNMENT</td><td>I2_FBCLK</td><td>*</td><td>*</td><td></td><td></td><td>CLOCK</td><td></td><td></td></tr> <tr><td>TABLE_SPACING_ASSIGNMENT</td><td>XTAL</td><td>*</td><td>*</td><td></td><td></td><td>CLOCK</td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_ASSIGNMENT</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_ASSIGNMENT</td><td>I2_FBCLK</td><td>*</td><td></td><td></td><td></td><td>CLOCK</td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_ASSIGNMENT</td><td>XTAL</td><td>*</td><td></td><td></td><td></td><td>CLOCK</td><td></td><td></td></tr> </table>			TABLE_SPACING_ASSIGNMENT									TABLE_SPACING_ASSIGNMENT	I2_FBCLK	*	*			CLOCK			TABLE_SPACING_ASSIGNMENT	XTAL	*	*			CLOCK			TABLE_PHYSICAL_ASSIGNMENT									TABLE_PHYSICAL_ASSIGNMENT	I2_FBCLK	*				CLOCK			TABLE_PHYSICAL_ASSIGNMENT	XTAL	*				CLOCK			B	
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	I2C	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	I2C	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
TABLE_SPACING_ASSIGNMENT																																																																																																				
TABLE_SPACING_ASSIGNMENT	I2_FBCLK	*	*			CLOCK																																																																																														
TABLE_SPACING_ASSIGNMENT	XTAL	*	*			CLOCK																																																																																														
TABLE_PHYSICAL_ASSIGNMENT																																																																																																				
TABLE_PHYSICAL_ASSIGNMENT	I2_FBCLK	*				CLOCK																																																																																														
TABLE_PHYSICAL_ASSIGNMENT	XTAL	*				CLOCK																																																																																														
MaxBus <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>MAXBUS</td><td>151</td><td>*</td><td>0.15 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>MAXBUS</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	MAXBUS	151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	MAXBUS	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE					A																																																							
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	MAXBUS	151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	MAXBUS	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
PCI <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>PCI</td><td>=STANDARD</td><td>*</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>PCI</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	PCI	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	PCI	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE						A																																																						
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	PCI	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	PCI	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
RAM <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>RAM</td><td>201</td><td>*</td><td>0.2 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_SPACING_RULE</td><td>RAM_DIFF</td><td>251</td><td>*</td><td>0.25 MM</td><td>2.5 MM</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>RAM</td><td>*</td><td></td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>RAM_DIFF</td><td>*</td><td></td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	RAM	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_SPACING_RULE	RAM_DIFF	251	*	0.25 MM	2.5 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	RAM	*			=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		TABLE_PHYSICAL_RULE	RAM_DIFF	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF					A																																				
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	RAM	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_SPACING_RULE	RAM_DIFF	251	*	0.25 MM	2.5 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	RAM	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
TABLE_PHYSICAL_RULE	RAM_DIFF	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																													
UATA <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>UATA</td><td>151</td><td>*</td><td>0.15 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>UATA</td><td>*</td><td></td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	UATA	151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	UATA	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE					A																																																							
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	UATA	151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	UATA	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
USB2 <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>USB2</td><td>501</td><td>*</td><td>0.50 MM</td><td>3.81 MM</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>USB2</td><td>*</td><td></td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	USB2	501	*	0.50 MM	3.81 MM	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	USB2	*		=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF						A																																																						
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	USB2	501	*	0.50 MM	3.81 MM	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	USB2	*		=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF																																																																																													
						<table border="1"> <tr><td colspan="3">Spacing & Physical Constraints</td></tr> <tr><td>SYNC_MASTER=MARIAS</td><td></td><td>SYNC_DATE=08/24/2005</td></tr> <tr><td colspan="3">NOTICE OF PROPRIETARY PROPERTY</td></tr> <tr><td colspan="3">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr> <tr><td colspan="3">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr> <tr><td colspan="3">II NOT TO REPRODUCE OR COPY IT</td></tr> <tr><td colspan="3">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr> </table>			Spacing & Physical Constraints			SYNC_MASTER=MARIAS		SYNC_DATE=08/24/2005	NOTICE OF PROPRIETARY PROPERTY			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			II NOT TO REPRODUCE OR COPY IT			III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			A																																																																						
Spacing & Physical Constraints																																																																																																				
SYNC_MASTER=MARIAS		SYNC_DATE=08/24/2005																																																																																																		
NOTICE OF PROPRIETARY PROPERTY																																																																																																				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																				
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																				
II NOT TO REPRODUCE OR COPY IT																																																																																																				
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																				
						<table border="1"> <tr><td rowspan="2">APPLE COMPUTER INC.</td><td>SIZE</td><td>DRAWING NUMBER</td><td>REV.</td></tr> <tr><td>D</td><td>051-6839</td><td>F</td></tr> <tr><td>SCALE</td><td>NONE</td><td>SHT</td><td>OF</td></tr> <tr><td></td><td></td><td>110</td><td>115</td></tr> </table>			APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.	D	051-6839	F	SCALE	NONE	SHT	OF			110	115	A																																																																												
APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.																																																																																																	
	D	051-6839	F																																																																																																	
SCALE	NONE	SHT	OF																																																																																																	
		110	115																																																																																																	
8	7	6	5	4	3	2	1																																																																																													

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

TABLE_SPACING_RULE								
TABLE_SPACING_RULE	DVO	151	*	0.15 MM	-STANDARD	-STANDARD	-STANDARD	-STANDARD
TABLE_PHYSICAL_RULE	DVO		*					
TABLE_SPACING_RULE	DVO		*					
TABLE_SPACING_RULE	TV	151	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE
TABLE_SPACING_RULE	TV_CONN	151	*	-TV	-TV	-TV	-TV	-TV
TABLE_PHYSICAL_RULE	TV		*					
TABLE_PHYSICAL_RULE	TV_CONN		*					
TABLE_SPACING_RULE	VGA	151	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE
TABLE_SPACING_RULE	VGA_CONN	151	*	-VGA	-VGA	-VGA	-VGA	-VGA
TABLE_PHYSICAL_RULE	VGA		*					
TABLE_PHYSICAL_RULE	VGA_CONN		*					
TABLE_SPACING_RULE	LVDS	151	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TABLE_PHYSICAL_RULE	LVDS		*					
TABLE_SPACING_RULE	TMDS	251	*	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TABLE_SPACING_RULE	TMDS_CONN		*	=TMDS	=TMDS	=TMDS	=TMDS	=TMDS
TABLE_PHYSICAL_RULE	TMDS		*					
TABLE_PHYSICAL_RULE	TMDS_CONN		*					
TABLE_SPACING_RULE	THERM	251	*	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TABLE_PHYSICAL_RULE	THERM		*	Y	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	

DVO

S-VIDEO

VGA

LVDS

TMDS

THERM

Spacing & Physical Constraints 2

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	F
SCALE	SHT	OF	
NONE	111	115	

