

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SCHEM, MLB, M1

03/03/2006

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
D		42820	PRODUCTION RELEASED	03/04/06	


Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	11/16/2005
8	8	CPU 2 OF 2-PWR/GND	M42	11/16/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISCL-TEMP SENSOR	M42	10/07/2005
11	11	CPU ITP700FLEX DEBUG	M42	10/12/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21	SB: 1 OF 4	M38	11/16/2005
22	22	SB: 2 OF 4	(M38)	09/08/2005
23	23	SB: 3 OF 4	M38	11/16/2005
24	24	SB: 4 OF 4	M38	11/16/2005
25	25	SB Decoupling	M42	11/16/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	10/12/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	10/12/2005
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	43	Yukon Power Control	(MASTER)	(MASTER)
40	44	FIREWIRE CONTROLLER	(M42)	08/29/2005
41	45	FireWire Port Power	(MASTER)	(MASTER)


Page	(.csa)	Contents	Sync	Date
42	46	FireWire Ports	(MASTER)	(MASTER)
43	49	Internal USB Connections	(MASTER)	(MASTER)
44	52	External USB Connector	(MASTER)	(MASTER)
45	55	Left I/O Board Connector	(MASTER)	(MASTER)
46	57	PCI-E Connections	(MASTER)	(MASTER)
47	58	SMC	M38	10/07/2005
48	59	SMC Support	(MASTER)	(MASTER)
49	60	LPC+ Debug Connector	M42	07/20/2005
50	61	Thermal Sensors	(MASTER)	(MASTER)
51	62	Current & Voltage Sensing	(MASTER)	(MASTER)
52	63	SPI BOOTROM	M42	11/16/2005
53	64	ALS Support	(MASTER)	(MASTER)
54	65	Fan Connectors	(MASTER)	(MASTER)
55	66	Sudden Motion Sensor (SMS)	(MASTER)	(MASTER)
56	67	TPM	M38	11/16/2005
57	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
58	76	5V / 1.5V Power Supply	(MASTER)	(MASTER)
59	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
60	78	1.8V Supply	(MASTER)	(MASTER)
61	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
62	80	3.3V G3Hot Supply & Power Control	(MASTER)	(MASTER)
63	81	Power Aliases	(MASTER)	(MASTER)
64	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	98	M1 Specific Connectors	(MASTER)	(MASTER)
77	99	LVDS Interface Pull-downs	(MASTER)	(MASTER)
78	100	Revision History	N/A	N/A
79	104	M1 Net Properties	(MASTER)	(MASTER)

## Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7099	1	SCHEM, MLB, M1	SCH	CRITICAL	
820-1881	1	PCBF, MLB, M1	PCB	CRITICAL	

DRAWING  
TITLE=M1\_MLB  
ABBREV=DRAWING  
LAST\_MODIFIED=Pr1 Mar 3 15:00:30 2006

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTER	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		051-7099	REV. D
				SHT	1 OF 104




**System Block Diagram**

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	2		104



**Power Block Diagram**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	3	104	

"Better" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7569	PCBA, 1.83GHZ, 128VRAM_M1_MBPRO_15	EEE_VHT, M1_COMMON, CPU_1_83GHZ, VRAM_SAM128

"Best" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7570	PCBA, 2.0GHZ, 256VRAM_M1_MBPRO_15	EEE_VHU, M1_COMMON, CPU_2_0GHZ, VRAM_SAM256

"CTO" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7571	PCBA, 2.16GHZ, 256VRAM_M1_MBPRO_15	EEE_VHV, M1_COMMON, CPU_2_16GHZ, VRAM_SAM256

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M1_COMMON	ALTERNATE, COMMON, M1_COMMON1, M1_COMMON2, M1_COMMON3
M1_COMMON1	BOOTROM_DEVEL, ENET_LOM_DISABLE, ENETPWR_S3AC, GPU_BB_CTL, GPUTHM_A_GPU, HSTHMSNS_HAS
M1_COMMON2	ITP, INVERTER_BUF, KBDLED_HAS, LPCPLUS, LVDS_PD, MEMVREF_S3, MEMVTT_EN_PU
M1_COMMON3	RTUSB_ESD, SMC_PRGRM, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
VRAM_HY128	GPU_MEM_HYNIX, VRAM_128_HYNIX
VRAM_SAM128	VRAM_128_SAMSUNG
VRAM_HY256	GPU_MEM_256M, GPU_MEM_HYNIX, VRAM_256_HYNIX
VRAM_SAM256	GPU_MEM_256M, VRAM_256_SAMSUNG

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VHT]	CRITICAL	EEE_VHT	M1, 1.83GHZ, SAM128
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VHU]	CRITICAL	EEE_VHU	M1, 2.0GHZ, SAM256
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VHV]	CRITICAL	EEE_VHV	M1, 2.16GHZ, SAM256

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
337S3282	1	IC, YDC, CO, 1.83G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_1_83GHZ
337S3267	1	IC, YDC, CO, 2.0G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_2_0GHZ
337S3268	1	IC, YDC, CO, 2.16G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_2_16GHZ
341S1873	1	IC, EFI, BOOTROM DEVELOPMENT (NEW), M1	U6301	CRITICAL	BOOTROM_DEVEL
338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	SMC_BLANK
341S1875	1	IC, PRGRM, SMC (NEW), M1	U5800	CRITICAL	SMC_PRGRM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0268	1	IC, FW32306, 1394A LINK, BGA, 129P	U4400	CRITICAL	
338S0269	1	IC, 945GM, SOUTHBRIDGE	U1200	CRITICAL	
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL	
338S0309	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	
343S0385	1	IC, SB, 652BGA	U2100	CRITICAL	
353S1235	1	IC, CPU VOLTAGE REGULATOR, IMVP, TWO PHASE	U7530	CRITICAL	
359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0094	128S0060		ALL	330uF, 2V, 9MOHM, D2
128S0095	128S0060		ALL	330uF, 2V, 6MOHM, D2
128S0081	128S0061		ALL	150uF, 6.3V, 25MOHM, C2
128S0077	128S0086		ALL	7mOhm alt for 8mOhm

**BOM Configuration**  
 SYNC\_MASTER=N/A SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7099	REV. D
SCALE NONE	SHT 4	OF 104

# Functional Test Points

## Power Supply NO\_TESTs

NO_TEST	EXPOSED_VIA	
TRUE		IMVP6 RBIAS 57
TRUE		IMVP6 COMP 57
TRUE		P5VS5 RUNSS 58 62
TRUE		P1V5S0 RUNSS 58 62
TRUE		P2V5S3 MODE 59
TRUE		P2V5S3 SHDNRT 59
TRUE		P1V2S3 RT 59
TRUE		P1V2S3 RUNSS 39 59
TRUE		P1V8S3 COMP 60
TRUE		P1V8S3 FSET 60
TRUE		P3V3S5 COMP 61
TRUE		P3V3S5 FSET 61
TRUE		P1V05S0 COMP 61
TRUE		P1V05S0 FSET 61
TRUE		P3V42G3H_FB 62
TRUE		GPUVCORE COMP 66
TRUE		GPUVCORE FSET 66
TRUE		GPUBBP_ADJ 66

## CPU FSB NO\_TESTs

NO_TEST	EXPOSED_VIA	
TRUE		FSB_A_L<31..3> 7 12 79
TRUE		FSB_ADS_L 7 12 79
TRUE	TRUE	FSB_ADSTB_L<1..0> 7 12 79
TRUE		FSB_BNR_L 7 12 79
TRUE		FSB_BREQ0_L 7 12 79
TRUE		FSB_D_L<63..0> 7 12 79
TRUE		FSB_DBSY_L 7 12 79
TRUE	TRUE	FSB_DINV_L<3..0> 7 12 79
TRUE		FSB_DRDY_L 7 12 79
TRUE	TRUE	FSB_DSTBN_L<3..0> 7 12 79
TRUE	TRUE	FSB_DSTBP_L<3..0> 7 12 79
TRUE		FSB_HIT_L 7 12 79
TRUE		FSB_HITM_L 7 12 79
TRUE		FSB_LOCK_L 7 12 79
TRUE		FSB_REQ_L<4..0> 7 12 79

EXPOSED\_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

## Misc EXPOSED\_VIA Nets

EXPOSED_VIA	
TRUE	DMI_N2S_P<1..0> 14 22
TRUE	DMI_N2S_N<1..0> 14 22
TRUE	SB_CLK100M_SATA_P 21 34
TRUE	SB_CLK100M_SATA_N 21 34

## Fan Connectors

FUNC_TEST	
=PP5V_S0_FAN_LT	54 63
FAN_LT_PWM	54
FAN_LT_TACH	54
FAN_RT_PWM	54
FAN_RT_TACH	54

FUNC\_TEST property removed since these test points are not on the proper side for Functional Test points.

## Battery Digital Connector

FUNC_TEST	
TRUE	SMC_BS_ALERT_L 47 48 64
TRUE	=SMBUS_BATT_SCL 27 64
TRUE	=SMBUS_BATT_SDA 27 64
TRUE	GND_BATT 64

## LPC+ Debug Connector

FUNC_TEST	
TRUE	=PP3V3_S5_LPCPLUS 49 63
TRUE	=PP5V_S0_LPCPLUS 49 63
TRUE	LPC_AD<0> 21 47 49 56
TRUE	LPC_AD<1> 21 47 49 56
TRUE	LPC_FRAME_L 21 47 49 56
TRUE	PM_CLKRUN_L 23 40 47 49 56
TRUE	BOOT_LPC_SPI_L 22 47 49
TRUE	SMC_TMS 47 48 49
TRUE	DEBUG_RST_L 26 49
TRUE	SMC_TRST_L 47 49
TRUE	SMC_TDO 47 48 49
TRUE	SMC_MD1 47 49
TRUE	SMC_TX_L 47 48 49
TRUE	FWH_INIT_L 21 48 49
TRUE	PCI_CLK_PORT80_LPC 34 49
TRUE	LPC_AD<2> 21 47 49 56
TRUE	LPC_AD<3> 21 47 49 56
TRUE	INT_SERIRQ 23 47 49 56
TRUE	PM_SUS_STAT_L 23 47 48 49 56
TRUE	SMC_TDI 47 48 49
TRUE	SMC_TCK 47 48 49
TRUE	SMC_RST_L 47 48 49
TRUE	SMC_NMI 47 49
TRUE	SMC_RX_L 47 48 49
TRUE	SV_SET_UP 23 49

## Left I/O Data Connector

FUNC_TEST	
TRUE	=PP1V5_S0_LIO 45 63
TRUE	=PPDCIN_G3H_LIO 45 63
TRUE	=PP5V_S5_LIO 45 63
TRUE	=PP3V42_G3H_LIO 45 63
TRUE	PP5V_S0_AUDIO_PWR 45
TRUE	PP5V_S0_AUDIO 45
TRUE	GND_AUDIO_PWR 45
TRUE	GND_AUDIO 45
TRUE	ACZ_SDATIN<0> 21 45 79
TRUE	ACZ_SDATAOUT 21 45 79
TRUE	ACZ_BITCLK 21 45 79
TRUE	ACZ_RST_L 21 45 79
TRUE	EXCARD_OC_L 6 45 48
TRUE	LTUSB_OC_L 6 45
TRUE	LIO_BATT_ISENSE 45 51
TRUE	SMC_SYS_ISET 45 47
TRUE	SMC_BATT_ISET 45 47
TRUE	SMC_BATT_CHG_EN 45 47 48
TRUE	SMC_BC_ACOK 45 47 48
TRUE	SMC_ADAPTER_EN 43 45 47 48
TRUE	LIO_P3V3S0_EN_L 45 53
TRUE	LIO_DCN_ISENSE 45 51
TRUE	LIO_P3V3S3_EN 45 62
TRUE	SMC_BATT_TRICKLE_EN_L 45 47 48
TRUE	SYS_ONEWIRE 45 47 48
TRUE	MINI_CLKREQ_L 34 45
TRUE	SMC_EXCARD_CP 45 47 48
TRUE	EXCARD_CLKREQ_L 34 45
TRUE	SMC_EXCARD_PWR_EN 45 47
TRUE	LIO_PLT_RESET_L 26 45
TRUE	ACZ_SYNC 21 45 79
TRUE	=USB2_LT_N 6 48
TRUE	=USB2_LT_P 6 48
TRUE	=USB2_EXCARD_N 6 45
TRUE	=USB2_EXCARD_P 6 45
TRUE	=PCIE_EXCARD_R2D_N 45 46
TRUE	=PCIE_EXCARD_R2D_P 45 46
TRUE	=PCIE_EXCARD_D2R_N 45 46
TRUE	=PCIE_EXCARD_D2R_P 45 46
TRUE	PCIE_CLK100M_EXCARD_P 34 45
TRUE	PCIE_CLK100M_EXCARD_N 34 45
TRUE	=PCIE_MINI_R2D_N 45 46
TRUE	=PCIE_MINI_R2D_P 45 46
TRUE	=PCIE_MINI_D2R_N 45 46
TRUE	=PCIE_MINI_D2R_P 45 46
TRUE	PCIE_CLK100M_MINI_P 34 45
TRUE	PCIE_CLK100M_MINI_N 34 45
TRUE	=SMBUS_LIO_SMC_SCL 27 45
TRUE	=SMBUS_LIO_SMC_SDA 27 45
TRUE	=SMBUS_LIO_SB_SCL 27 45
TRUE	=SMBUS_LIO_SB_SDA 27 45
TRUE	PCIE_WAKE_L 23 37 45

## Left ALS Connector

FUNC_TEST	
TRUE	=PP3V3_S3_LTALS 63 76
TRUE	ALS_GAIN 6 47 76
TRUE	LTALS_OUT 63 76
TRUE	GND

## Camera Connector

FUNC_TEST	
TRUE	=PP5V_S3_CAMERA 43 63
TRUE	=USB2_CAMERA_N 4 43
TRUE	=USB2_CAMERA_P 4 43
TRUE	=SMBUS_ATS_SDA 27 43
TRUE	=SMBUS_ATS_SCL 27 43
TRUE	GND

## Thermal Diode Connectors

FUNC_TEST	
TRUE	HSTHMSNS_DX_P 50
TRUE	HSTHMSNS_DX_N 50
TRUE	RSESTHMSNS_D_P 50
TRUE	RSESTHMSNS_D_N 50

## Other Func Test Points

FUNC_TEST	
TRUE	=PP1V05_S0_REG 51 61 63
TRUE	PM_SYSRST_L 23 26 47
TRUE	SMC_ONOFF_L 43 47 48 51

## Current Sense Calibration

FUNC_TEST	
TRUE	ISENSE_CAL_EN
TRUE	=PP5V_S0_ISENSECAL
TRUE	=PP1V8_S3_REG 51 60 63
TRUE	=PP1V5_S0_REG 51 63
TRUE	PPVCORE_S0_GPU 43
TRUE	PPVCORE_S0_CPU 43
TRUE	GND

2 TPs per

8 TPs, 2 with each of above TP pairs

## Left I/O Power Connector

FUNC_TEST	
TRUE	=PPBUS_G3H_LIO_CONN 63 64
TRUE	GND

Request for at least 10 GND test points  
NOTE: 10 additional GND test points are called out separately in these notes.


## Functional / ICT Test

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	5	104	



USB Port "A" (Debug Port) = Right USB 2.0 Port

44 =USB2\_RT\_P == USB2\_RT\_P == USB\_A\_P 22  
 MAKE\_BASE=TRUE  
 44 =USB2\_RT\_N == USB2\_RT\_N == USB\_A\_N 22  
 MAKE\_BASE=TRUE  
 44 =RTUSB\_OC\_L == RTUSB\_OC\_L == USB\_A\_OC\_L 22  
 MAKE\_BASE=TRUE

USB Port "B" = Trackpad (Geyser)

43 =USB\_TRACKPAD\_P == USB\_TRACKPAD\_P == USB\_B\_P 22  
 MAKE\_BASE=TRUE  
 43 =USB\_TRACKPAD\_N == USB\_TRACKPAD\_N == USB\_B\_N 22  
 MAKE\_BASE=TRUE  
 UNUSED\_USB\_B\_OC\_L == USB\_B\_OC\_L 22  
 MAKE\_BASE=TRUE

USB Port "C" = Left USB 2.0 Port

45 =USB2\_LT\_P == USB2\_LT\_P == USB\_C\_P 22  
 MAKE\_BASE=TRUE  
 45 =USB2\_LT\_N == USB2\_LT\_N == USB\_C\_N 22  
 MAKE\_BASE=TRUE  
 45 =LTUSB\_OC\_L == USB\_C\_OC\_L 22  
 MAKE\_BASE=TRUE

USB Port "D" = Camera

43 =USB2\_CAMERA\_P == USB2\_CAMERA\_P == USB\_D\_P 22  
 MAKE\_BASE=TRUE  
 43 =USB2\_CAMERA\_N == USB2\_CAMERA\_N == USB\_D\_N 22  
 MAKE\_BASE=TRUE  
 UNUSED\_USB\_D\_OC\_L == USB\_D\_OC\_L 22  
 MAKE\_BASE=TRUE

USB Port "E" = ExpressCard

45 =USB2\_EXCARD\_P == USB2\_EXCARD\_P == USB\_E\_P 22  
 MAKE\_BASE=TRUE  
 45 =USB2\_EXCARD\_N == USB2\_EXCARD\_N == USB\_E\_N 22  
 MAKE\_BASE=TRUE  
 45 =EXCARD\_OC\_L == USB\_E\_OC\_L 22  
 MAKE\_BASE=TRUE

USB Port "F" = IR Receiver

76 =USB\_IR\_P == USB\_IR\_P == USB\_F\_P 22  
 MAKE\_BASE=TRUE  
 76 =USB\_IR\_N == USB\_IR\_N == USB\_F\_N 22  
 MAKE\_BASE=TRUE

USB Port "G" = Bluetooth (M13P)

76 =USB\_BT\_P == USB\_BT\_P == USB\_G\_P 22  
 MAKE\_BASE=TRUE  
 76 =USB\_BT\_N == USB\_BT\_N == USB\_G\_N 22  
 MAKE\_BASE=TRUE

USB Port "H" = Reserved (PCI-E Mini Card)

TP\_USB2\_HP == USB\_H\_P 22  
 MAKE\_BASE=TRUE  
 TP\_USB2\_HN == USB\_H\_N 22  
 MAKE\_BASE=TRUE

Trace deleted to make room for other diffpairs over RAM connector.

TP\_SMC\_RSTGATE\_L == SMC\_RSTGATE\_L 47  
 MAKE\_BASE=TRUE  
 76 47 5 ALS\_GAIN == =RTALS\_GAIN 53  
 MAKE\_BASE=TRUE



NC\_ENET\_CTRL12 == ENET\_CTRL12 37  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE  
 NC\_ENET\_CTRL25 == ENET\_CTRL25 37  
 MAKE\_BASE=TRUE  
 NO\_TEST=TRUE

ENET\_LOM\_DISABLE

R0600

22 SB\_GPIO30 1 1 0 2 37 ENET\_LOM\_DIS\_L 22

NOTE: BOM options "USB\_G\_OC\_PU" and "ENET\_LOM\_DISABLE" are mutually-exclusive.



Signal Aliases

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	D
SCALE	SHT	OF
NONE	6	104



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM\*50  
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM  
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

LAYOUT NOTE:  
 COMP0,2 CONNECT WITH ZO=27.4OHM, MAKE  
 TRACE LENGTH SHORTER THAN 0.5".  
 COMP1,3 CONNECT WITH ZO=55OHM, MAKE  
 TRACE LENGTH SHORTER THAN 0.5".


**CPU 1 OF 2-FSB**  
 SYNC\_MASTER=M42 SYNC\_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 7 OF 104		
NONE			



**CPU 2 OF 2-PWR/GND**

SYNC\_MASTER=M42      SYNC\_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	104
NONE	8		




CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID  
Will probably be removed before production



CPU Decoupling & VID

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 9 OF 104		
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

### CPU ZONE THERMAL SENSOR



### CPU MISC1-TEMP SENSOR

SYNC\_MASTER=M42 SYNC\_DATE=10/07/2005

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 10 OF 104		
NONE			

# CPU ITP700FLEX DEBUG SUPPORT




ITP TCK SIGNAL LAYOUT NOTE:  
 ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S  
 TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX  
 CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG  
 SYNC\_MASTER=MSZNC\_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	11		104



OMIT  
U1200  
945GM  
NB  
BGA  
(1 OF 10)

HOST

**NB CPU Interface**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 12 OF 104		
NONE			

LVDS Disable

Can leave all signals NC if LVDS is not implemented Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC



Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx\_OUT, IRTNx, and IREF to 1.5V power rail. Tie VCCD\_TV DAC, VCCD\_QTV DAC, VCCA\_TV DACx, and VCCA\_TV BG to 1.5V power rail. Tie VSSA\_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie HSYNC and VSYNC to GND. Tie VCCA\_CRT DAC to VCC Core rail, and tie VSSA\_CRT DAC and VCC\_SYNC to GND.



SDVO Alternate Function

SDVO\_TVCLKIN#
SDVO\_INT#
SDVO\_FLDSTALL#

SDVO\_TVCLKIN
SDVO\_INT
SDVO\_FLDSTALL

SDVOB\_RED#
SDVOB\_GREEN#
SDVOB\_BLUE#
SDVOB\_CLKN
SDVOC\_RED#
SDVOC\_GREEN#
SDVOC\_BLUE#
SDVOC\_CLKN

SDVOB\_RED
SDVOB\_GREEN
SDVOB\_BLUE
SDVOB\_CLKP
SDVOC\_RED
SDVOC\_GREEN
SDVOC\_BLUE
SDVOC\_CLKP

NB PEG / Video Interfaces

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for SIZE (D), DRAWING NUMBER (051-7099), REV. (D), SCALE (NONE), and SHT (13 OF 104).



APPLE COMPUTER INC.




**NB Misc Interfaces**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	14		104



**NB DDR2 Interfaces**  
 SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7099</b>	REV. <b>D</b>
	SCALE NONE	SHEET 15 OF 104	

NCTF balls are Not Critical To Function








These connections can break without impacting part performance.

OMIT



1.05V, Internal Graphics: 350mA Max  
1.05V, External Graphics: 1500mA Max  
1.5V, Internal Graphics: 550mA Max

1.8V Max Current  
Speed 1 Channel 2 Channel  
400MTs 1300mA 2400mA  
533MTs 1500mA 2800mA  
667MTs 1700mA 3200mA




NB Power 1  
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC. DRAWING NUMBER 051-7099 REV. D SCALE NONE SHT 16 OF 104





**NB Power 2**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7099</b>	REV. <b>D</b>
	SCALE NONE	SHEET <b>17</b> OF <b>104</b>	



**NB Grounds**  
 SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7099</b>	REV. <b>D</b>
	SCALE NONE	SHIT 18 OF 104	

**Power Interface**

These are the power signals that leave the NB "block"

Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	1500mA Max
	=PP1V05_S0_FSB_NB	10mA Max?
	=PP1V05_S0_NB_VTT	800mA Max
	=PP1V05_S0_NB_CRT	7mA Max
3674mA Max	=PP1V5_S0_NB	7mA Max
	=PP1V5_S0_NB_3G	>1500mA Max
	=PP1V5_S0_NB_3GPLL	
	=PP1V5_S0_NB_PCIE	7mA Max
	=PP1V5_S0_NB_PLL	100mA Max
	=PP1V5_S0_NB_TVDAC	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	150mA Max
	=PP1V5_S0_NB_VCCAUX	1900mA Max
3200mA Max	=PP1V8_S3_MEM_NB	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	2mA Max
40mA Max?	=PP3V3_S0_NB	7mA Max
	=PP3V3_S0_NB_VCC_HV	40mA Max



D

D

C








C

B


B

A

A



**NB (GM) Decoupling**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB_CFG<3>	RESERVED
-----------	----------

Internal pull-ups

NB_CFG<13:12>	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	--

NB_CFG<4>	RESERVED
-----------	----------

NB_CFG<14>	RESERVED
------------	----------

<sup>14</sup> NB\_CFG<5>  
Internal pull-up

NB_CFG<5>	High = DMIx4 DMI x2 Select Low = DMIx2
-----------	--

PROBABLY NOT NEEDED

NBCFG\_DMI\_X2  
<sup>1</sup>R2075  
2.2K  
5%  
1/16W  
MF-LP  
2402

NB_CFG<15>	RESERVED
------------	----------

NB_CFG<6>	RESERVED
-----------	----------

<sup>14</sup> NB\_CFG<16>  
Internal pull-up

NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
------------	--

NBCFG\_DYN\_ODT\_DISABLE  
<sup>1</sup>R2085  
2.2K  
5%  
1/16W  
MF-LP  
2402

<sup>14</sup> NB\_CFG<7>  
Internal pull-up

NB_CFG<7>	High = Mobile CPU CPU Strap Low = RESERVED
-----------	--

NO STUFF  
<sup>1</sup>R2077  
2.2K  
5%  
1/16W  
MF-LP  
2402

NB_CFG<17>	RESERVED
------------	----------

NB_CFG<8>	RESERVED
-----------	----------

<sup>14</sup> NB\_CFG<18>  
Internal pull-down

NB_CFG<18>	High = 1.5V VCC Select Low = 1.05V
------------	--

=PP3V3\_S0\_NB  
NBCFG\_VCC\_1V5  
<sup>1</sup>R2058  
2.2K  
5%  
1/16W  
MF-LP  
2402

<sup>14</sup> NB\_CFG<9>  
Internal pull-up

NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
-----------	---

NBCFG\_PEG\_REVERSE  
<sup>1</sup>R2079  
2.2K  
5%  
1/16W  
MF-LP  
2402

<sup>14</sup> NB\_CFG<19>  
Internal pull-down

NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
------------	---

=PP3V3\_S0\_NB  
NBCFG\_DMI\_REVERSE  
<sup>1</sup>R2059  
2.2K  
5%  
1/16W  
MF-LP  
2402

NB_CFG<10>	RESERVED
------------	----------

945 External Design Spec says reserved

<sup>14</sup> NB\_CFG<20>  
Internal pull-down

NB_CFG<20>	High = Both active PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1
------------	---

=PP3V3\_S0\_NB  
NBCFG\_SDVO\_AND\_PCIE  
<sup>1</sup>R2060  
2.2K  
5%  
1/16W  
MF-LP  
2402

NB_CFG<11>	RESERVED
------------	----------


**NB Config Straps**  
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	20	104	



AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

**SB: 1 OF 4**







SYNC\_MASTER=M38 SYNC\_DATE=11/16/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	21	104	



NOTE: GNT4# HAS INT PU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = HIGH  
 GNT5# HAS INT PU (NOMINAL = 20K, SIMULATION = 15K-35K)  
 NOTE: R2210 WAS PD ON PIN A14 = FWH\_TBL\_L

LAYOUT NOTE:  
 PLACE R2204 < 1/2 IN FROM SB


SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	22	104	



NOTE FOR R2323 (DEF=NOSTUFF)  
STRAPPING @ PWRK RISING:  
SE WILL DISABLE TCO TIMER  
SYSTEM REBOOT FEATURE


NOTE FOR GPIO25:  
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS  
- CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)

NOTE:  
SV\_SET\_UP IS LINDACARD DETECT  
HI = PRESENT  
LO = NOT PRESENT

LAYOUT NOTE:  
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4  
SYNC\_MASTER=M38 SYNC\_DATE=11/16/2005  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	23 OF 104



NOTE FOR VCCLAN\_3\_3:  
S3 IF INTERNAL LAN IS USED  
S0 OR S3 IF NOT

NOTE:  
VCC3GP AND VCCSUS3\_3 CAN BE 1.5V OR 3.3V  
DEPENDING ON VIO OF AZALIA INTERFACE  
CODEC IC'S CONSIDERED SO FAR ARE 3.3V

63 25 24 =PP3V3 S0 SB VCC3\_3  
VCC3\_3

63 25 =PP1V5 S0 SB VCC1\_5\_A  
VCC1\_5\_A

63 25 =PP1V5 S0 SB VCC3\_3  
VCC3\_3

63 25 =PP1V5 S0 SB VCC1\_5\_A  
VCC1\_5\_A

63 25 24 =PP3V3 S5 SB VCCSUS3\_3  
VCCSUS3\_3

63 25 =PP1V5 S0 SB VCCSUS3\_3  
VCCSUS3\_3


VOLTAGE GENERATED INTERNALLY  
SO NO CONNECT HERE

VOLTAGE GENERATED INTERNALLY  
SO NO CONNECT HERE

SB: 4 OF 4  
SYNC\_MASTER=M38 SYNC\_DATE=11/16/2005  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	24 OF 104






SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	25	104	

### RTC Battery Connector





518S0226

NOTE: R2607 and D2600 form the double-fault protection for RTC battery.



Pin	Signal	Resistor	Value
40	PCI_FRAME L	R2623	8.2K
40	PCI_IRDY L	R2624	8.2K
40	PCI_TRDY L	R2625	8.2K
40	PCI_STOP L	R2626	8.2K
40	PCI_SERR L	R2627	8.2K
40	PCI_DEVSEL L	R2628	8.2K
40	PCI_PERR L	R2630	8.2K
40	PCI_LOCK L	R2629	8.2K
22	PCI_REQ0 L	R2632	8.2K
22	PCI_REQ1 L	R2631	8.2K
22	PCI_REQ2 L	R2633	8.2K
40	PCI_REQ3 L	R2634	8.2K
22	INT_PIRQ0 L	R2637	8.2K
22	INT_PIRQ1 L	R2636	8.2K
22	INT_PIRQ2 L	R2638	8.2K
40	INT_PIRQ3 L	R2639	8.2K
22	SB_GPIO2	R2640	8.2K
22	SB_GPIO3	R2642	8.2K
22	SB_GPIO4	R2641	8.2K

### SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.


Silk: "SYS RST"

### Platform Reset Connections


Unbuffered




### Buffered



Initial resistor values are based on CRB, but may change after characterization.




1G00 used as small & cheap inverter




**SB Misc**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	26	104	




### ICH7-M SMBus Connections




### SMC "0" SMBus Connections




### SMC "A" SMBus Connections




### SMC "B" SMBus Connections



### SMC "Battery A" SMBus Connections



### SMC "Battery B" SMBus Connections



### M1 SMBus Connections

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	27	104	


# Page Notes

Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL  
 - =I2C\_SODIMMA\_SDA


BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.



"Lower" (surface-mount) slot

## DDR2 Bypass Caps (For return current)



### DDR2 SO-DIMM Connector A

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7099	D
SHT		OF	
28		104	

# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMB\_SCL  
 - =I2C\_SODIMMB\_SDA


BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.

"Upper" (thru-hole) slot



## DDR2 Bypass Caps (For return current)



## DDR2 SO-DIMM Connector B

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEET 29	OF 104

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors  
 Ensure CS\_L and ODT resistors are close to SO-DIMM connector



**Memory Active Termination**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	30	104	

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:  
 - =PP5V\_S0\_MEMVTT  
 - =PP1V8\_S0\_MEMVTT  
 - =PP0V9\_S0\_MEMVTT\_LDO


---

Signal aliases required by this page:  
 (NONE)

---

BOM options provided by this page:  
 (NONE)

DDR2 Vtt Regulator




If power inputs are not S0,  
MEMVTT\_EN can be used to  
disable MEMVTT in sleep.  
Okay to turn off 5V and  
leave 1.8V powered in S3.

Memory Vtt Supply  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	31	104	



**DDR2 Vref**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7099</b>	REV. <b>D</b>
	SCALE NONE	SHT 32	OF 104





(EACH POWER PIN PLACED ONE 0.1UF)  
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

CRITICAL  
Y3301  
NEED TO CHECK CAP VALUE

(FROM ICH7 GPIO18 STPPCI\* )  
(FROM ICH7 GPIO20 STPCPU\* )

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D\_REFSSCLKIN DISPLAY PLL B 100MHZ)

(GPU PCI-E 100 MHZ )

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?  
(ICH7M DMI 100 MHZ )

(FOR PCI-E CARD)

(ICH SATA 100 MHZ)  
(FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)

(GMCH G\_CLKIN 100 MHZ )

(FROM GMCH CLK\_REQ\*)

(WIRELESS PCI-E 100 MHZ )

(NOT USED )

(GIGA LAN PCI-E 100 MHZ )

(GMCH D\_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM CPU VCORE PWR GOOD)

(ICH7M USB 48MHZ)

(ICH7M, SIO, LPC REF. 14.318MHZ)

FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST100MC_SST*	FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M_NON_SPREAD	27M_SPREAD	SRCT0	SRCC0
1	1	OFF	LOW	SRCT0	SRCC0

\* FOR EXT. GRAPHIC SYSTEM

**CLOCKS**

SYNC\_MASTER=MSYNC\_DATE=10/12/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7099	D
SCALE	SHT	OF
NONE	33	104



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
0	0	1	1	133M
0	1	0	0	166M
0	1	1	1	200M
1	0	0	0	100M
1	0	1	1	333M
1	1	0	0	400M
1	1	1	1	RESERVED

# NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED



**Clock Termination**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3


2

1

D

D


### TPM Crystal Circuit



C

C

### SMC G3Hot Oscillator



B

B

A

A

8

7

6

5

4

3

2

1

### Mobile Clocking

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	37	104	

# IDE (ODD) Connector



- 21 SATA A R2D C P == TP SATA A R2DP MAKE\_BASE=TRUE
- 21 SATA A R2D C N == TP SATA A R2DN MAKE\_BASE=TRUE
- 21 SATA A D2R P == TP SATA A D2RP MAKE\_BASE=TRUE
- 21 SATA A D2R N == TP SATA A D2RN MAKE\_BASE=TRUE



**PATA Connector**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7099</b>	REV. <b>D</b>
	SCALE NONE	SHT 38	OF 104



**ETHERNET CONTROLLER**

SYNC\_MASTER=M42 SYNC\_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


### Page Notes

Power aliases required by this page:  
 - =PP2V5\_ENET  
 - =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Transformers should be mirrored on opposite sides of the board



**Ethernet Connector**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	42	104	

# Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR\_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	3.3V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

When ENETPWR\_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

## Yukon Power Control

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	43	104	

**PAGE NOTES**


**INPUT**  
 =PP3V3\_S0\_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)  
 =PP3V3\_S0\_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)  
 PCI\_GNT3\_L - PCI GRANT FROM SB  
 PCI\_CLK\_FW - NEED TO REFERENCE TO ALIAS PAGE  
 PCI\_RST\_L - PCI RESET FROM SB  
 FW\_PC0 - FIREWIRE POWER CLASS IDENTIFIER

**INPUT/OUTPUT**  
 PCI\_AD<0..31>, PCI\_C\_BE\_L<0..3>, PCI\_FRAME\_L, PCI\_IRDY\_L, PCI\_TRDY\_L,  
 PCI\_DEVSEL\_L, PCI\_STOP\_L, PCI\_PAR, PCI\_PERR\_L, PCI\_SERR\_L  
 FW\_A\_TPA\_P/N, FW\_A\_TPB\_P/N, FW\_A\_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS  
 FW\_B\_TPA\_P/N, FW\_B\_TPB\_P/N, FW\_B\_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS  
 FW\_C\_TPA\_P/N, FW\_C\_TPB\_P/N, FW\_C\_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

**OUTPUT**  
 PCI\_REQ3\_L - PCI REQUEST TO SB  
 PM\_CLKRUN\_L - CLOCK-RUN PCI PROTOCOL  
 INT\_PIROD\_L - INTERRUPT TO SB  
 PCI\_PME\_FW\_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

**PAGE HISTORY**

5/18/2005 - FIRST REVISION OF PAGE  
 6/22/2005 - BGA VERSION OF FW32306 ADDED  
 6/22/2005 - CHANGED PIN # TO INT\_PIROD (PER ARCHITECTURAL DEFINITION)  
 6/22/2005 - CHANGED PIN # TO PCI\_GNT3 (PER ARCHITECTURAL DEFINITION)  
 6/22/2005 - CHANGED INT\_PIROD TO REQ3 (PER ARCHITECTURAL DEFINITION)  
 6/22/2005 - ADDED CLK\_FWE - DOWN ON BS13 AND REMOVED CONNECTION TO PLT\_RST\_L  
 6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE  
 6/22/2005 - REMOVED CLK\_FWE DIFF PAIR NAMES TO BE BE USE COMPLIANT  
 6/22/2005 - BEING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE  
 7/26/2005 - CONNECTED PIN E10 TO GND



**FIREWIRE CONTROLLER**

SYNC\_MASTER=(M42) SYNC\_DATE=08/29/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	44 OF 104




# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S0\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_S0\_FWPORTPWRSW


Signal aliases required by this page:  
 - =FWPWR\_PWRON (see related text note below)

BOM options provided by this page:  
 (NONE)

## Port Power Switch



## FireWire Port Current Sense



Enables port power when machine is running or on AC.

**FireWire Port Power**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	45	104	

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

## Page Notes

Power aliases required by this page:  
 - =PPFW\_PORT1  
 - =PP3V3\_S5\_FWLATEVG  
 - =GND\_CHASSIS\_FW\_PORT1

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

## Termination

Place close to FireWire PHY



2nd TPA/TPB pair unused

3rd TPA/TPB pair unused

FW B TPBIAS = NC FW B TPBIAS  
 MAKE\_BASE=TRUE  
 NO\_TEST=YES

FW B TPA P = NC FW B TPAP  
 MAKE\_BASE=TRUE  
 NO\_TEST=YES

FW B TPA N = NC FW B TPAN  
 MAKE\_BASE=TRUE  
 NO\_TEST=YES

FW B TPB P = NC FW B TPBP  
 MAKE\_BASE=TRUE  
 NO\_TEST=YES

FW B TPB N = NC FW B TPBN  
 MAKE\_BASE=TRUE  
 NO\_TEST=YES

FW C TPBIAS = NC FW C TPBIAS  
 MAKE\_BASE=TRUE  
 NO\_TEST=YES

FW C TPA P = NC FW C TPAP  
 MAKE\_BASE=TRUE  
 NO\_TEST=YES


FW C TPA N = NC FW C TPAN  
 MAKE\_BASE=TRUE  
 NO\_TEST=YES

FW C TPB P = NC FW C TPBP  
 MAKE\_BASE=TRUE  
 NO\_TEST=YES


FW C TPB N = NC FW C TPBN  
 MAKE\_BASE=TRUE  
 NO\_TEST=YES

## FW Power Class Strap



Single-port system sets PC=0



## Late-VG Protection Power



## Cable Power



FireWire Ports	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	46	104	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

### Top-Case Connector



### Camera Connector



### Internal USB Connections

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	49		104

### Port Power Switch



### Right USB Port



Place L5200, L5205 and L5206 across moat

#### External USB Connector


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	52	104	

# Left I/O Board Connector



## Left I/O Board Connector

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	55		104

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



**PCI-E Connections**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	57	104	

8

7

6

5

4

3

2


1

UNUSED PINS HAVE THE FORMAT  
P#\*#\*# WHERE #X IS THE PORT NUMBER.  
THEY ARE EITHER BY SOFTWARE THEY  
CAN BE LEFT NO-CONNECTED, OR  
GIVEN OUTPUTS ALWAYS THEY

OMIT U5800 SMC_H8S2116 BGA (1 OF 4)			
23	PM LAN ENABLE	B12	P10
48	SMC_RSTGATE L	C13	P11
26	ALL SYS_PWRGD	A15	P12
48	RSMRST_PWRGD	B14	P13
23	SMC_SB_NMI	B15	P14
23	PM_RSMRST L	C14	P15
57	IMVP_VR_ON	D12	P16
23	PM_PWRBTN L	C15	P17
48	SMC_P20	D13	P20
48	SMC_P21	D14	P21
48	SMC_P22	D15	P22
48	SMC_P23	E12	P23
48 45 5	SMC_BATT_TRICKLE_EN	E14	P24
48 45 5	SMC_BATT_CHG_EN	E15	P25
48	SMC_P26	E13	P26
48	SMC_P27	F14	P27
56 49 21 5	LPC_AD<0>	D9	P30/LAD0
56 49 21 5	LPC_AD<1>	C9	P31/LAD1
56 49 21 5	LPC_AD<2>	A9	P32/LAD2
56 49 21 5	LPC_AD<3>	B9	P33/LAD3
56 49 21 5	LPC_FRAME L	D8	P34/LFRAME*
26	SMC_LRESET L	C8	P35/LRESET*
36	PCI_CLK_SMC	A8	P36/LCLK
56 49 23 5	INT_SERIRQ	D7	P37/SERIRQ
48	SMC_XDP_TMS	A5	P40/TMIO
48	SMC_SYS_LED_16B	B5	P41/TMO0
27	SMB_BSB_DATA	D5	P42/SDA1
48	SMC_TPM_PP	C3	P43/TM11/EXSCK1
48	SMC_XDP_TRST L	B1	P44/TMO1
48	SMC_XDP_TCK	C2	P45
48	SMC_SYS_LED	D3	P46/PWX0/PWM0
53	SMC_SYS_KBDLED	C1	P47/PWX1/PWM1
49 48 5	SMC_TX L	G1	P50
49 48 5	SMC_RX L	G4	P51
27	SMB_0_S0_CLK	F2	P52/SCL0

OMIT U5800 SMC_H8S2116 BGA (2 OF 4)			
21	SMC_RCIN L	R3	PA0/KIN8*/PA2CC
49 22 5	BOOT_LPC_SPI L	P3	PA1/KIN9*/PA2BD
26 23 5	PM_SYSRST L	R2	PA2/KIN10*/PS2AC
56 48	SMC_TPM_RESET L	N3	PA3/KIN11*/PS2AC
48 14	PM_EXTTS L	R1	PA4/KIN12*/PS2BC
23	PM_THRM L	N2	PA5/KIN13*/PS2BD
48 45 5	SYS_ONEWIRE	M4	PA6/KIN14*/PS2CC
23	PM_BATLOW L	N1	PA7/KIN15*/PS2CD
23	SMC_EXTSMI L	B10	PB0/LSMI*
23	SMC_RUNTIME_SCI L	A10	PB1/LSCI
36	SMC_ODD_DETECT	D10	PB2
51 5	ISENSE_CAL_EN	A11	PB3
48 45 5	SMC_EXCARD_CP	B11	PB4
45 5	SMC_EXCARD_PWR_EN	C11	PB5
48	SMC_EXCARD_OC L	A12	PB6
48	SMC_XDP_TDO 3 3	D11	PB7
54	SMC_FAN_0_CTL	G14	PC0/TIOCA0/WUE8*
54	SMC_FAN_1_CTL	G15	PC1/TIOCB0/WUE9*
48	SMC_FAN_2_CTL	G13	PC2/TIOCC0/TCLKA/WUE10*
48	SMC_FAN_3_CTL	G12	PC3/TIOCD0/TCLKB/WUE11*
54	SMC_FAN_0 TACH	H14	PC4/TIOCA1/WUE12*
48	SMC_FAN_1 TACH	H15	PC5/TIOCB1/TCLKC/WUE13*
48	SMC_FAN_2 TACH	H13	PC6/TIOCA2/WUE14*
48	SMC_FAN_3 TACH	H12	PC7/TIOCB2/TCLKD/WUE15*
55	SMS_X_AXIS	M11	PD0/AN8
55	SMS_Y_AXIS	P11	PD1/AN9
55	SMS_Z_AXIS	R11	PD2/AN10
48	SMC_ANALOG_ID	N11	PD3/AN11
48	SMC_NB_ISENSE	P10	PD4/AN12
48	SMC_MEM_ISENSE	R10	PD5/AN13
53	ALS_LEFT	N10	PD6/AN14
53	ALS_RIGHT	M10	PD7/AN15

OMIT U5800 SMC_H8S2116 BGA (4 OF 4)			
G3	NC0	NC12	E15
H3	NC1	NC13	A14
K3	NC2	NC14	C12
L3	NC3	NC15	C10
N4	NC4	NC16	C5
M5	NC5	NC17	A3
N7	NC6	NC18	B8
M12	NC7	NC19	E4
M13	NC8	NC20	H4
L12	NC9	NC21	M9
K15	NC10	NC22	N8
J14	NC11		



**SMC**


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	58	104	

### SMC Reset Button / Brownout Detect




Silk: "SMC\_RST"

### SMC Crystal Circuit





### Debug Power Button




Silk: "PWR\_BTN"



### SMC AVREF Supply



### SMC 1.05V to 3.3V Level Shifting




### SMC 3.3V to 1.05V Level Shifting





### SMC PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



NOTE: R5965 acts as 10K pull-up for PGOOD signal


### System (Sleep) LED Circuit



**SMC Support**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	59	104	





LPC+ Debug Connector

SYNC\_MASTER=M42 SYNC\_DATE=07/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEETS 60 OF 104	

# GPU / Heat Pipe Thermal Sensor




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,0,1/16W,0402	C6120	CRITICAL	HSTHMSNS_NOT

# Right-Side/Fin Stack Thermal Sensor




# CPU Back-Up Thermal Diode




**Thermal Sensors**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	61		104


### CPU Voltage Sense / Filter




### GPU Voltage Sense / Filter




### PBUS Voltage Sense Enable & Filter




### FireWire Current Sense Filter




### DCIN Current Sense Filter




### Battery Current Sense Filter




### CPU Current Sense Filter




### GPU Current Sense Filter



### 1.8V S3 (Memory) Current Sense Filter




### 1.05V S0 (NB) Current Sense Filter



## Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



### Current & Voltage Sensing


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	62 OF 104



R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)  
 R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M  
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

**SPI BOOTROM**  
 SYNC\_MASTER=MSYNC\_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	63		104

8

7

6

5

4

3


2

1


D

D

### Left ALS Filter




### Right ALS Circuit



C

C

### Keyboard LED Driver



B

B

A

A

#### ALS Support

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	64	104	

8

7

6


5

4

3

2

1



**Fan Connectors**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7099</b>	REV. <b>D</b>
	SCALE NONE	SHT 65 OF 104	



Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:




M1 placement: Bottom-side

**Sudden Motion Sensor (SMS)**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	66	104	



LAYOUT NOTE:  
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:  
SINCE CURRENT OF VSB IS NOT YET ON SPEC,  
1/8W (R6704/R6705) IS USED FOR NOW

**TPM**

SYNC\_MASTER=M38      SYNC\_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	67	104	





DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

### CPU VCore Current Sense


$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$   
 $V_{offset} = (V_{drp\_offset} * K_{droop}) + V_{amp\_offset}$   
 $Gain = R_c / (R_a + R_b)$   
 $V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$   
 $V_{out @ 36\text{A}} = 2.44\text{V} - 2.60\text{V}$

### IMVP6 CPU VCore Regulator


SYNC\_MASTER=(MASTER)    SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7099</b>	REV. <b>D</b>
	SCALE NONE	SHEET 75 OF 104	



**5V S3 FET**



**5V S0 FET**



**5V / 1.5V Power Supply**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	76	104	


## 2.5V S3 Regulator




## 2.5V S0 FET



## 1.2V S3 Regulator



## 1.2V S0 FET



### 2.5V & 1.2V Regulators

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 77 OF 104		
NONE			



### 1.8V S3 Current Sense

Placement Note:  
 Keep C7890, R7890,  
 R7894 and R7897  
 close to inductor



$$V_{out} = 0.6V * (1 + R_a / R_b)$$

V<sub>out</sub> = 1.83V  
 17A max output  
 (Q7820 limit)

### 1.8V S0 FET

**1.8V Supply**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEET 78 OF 104	



**3.3V / 1.05V Power Supplies**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 79 OF 104		
NONE			


# Power Control Signals



# 3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



# 1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




# Unused PGOOD Signals

58 =P5VP1V5_PGOOD	=TP_P5V_P1V5_PGOOD
60 =P1V8S3_PGOOD	=TP_P1V8S3_PGOOD

# Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation




# 3.3V G3Hot Supply & Power Control

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	80	104	



"S3AC" rail is ON in S3 on AC, OFF in S3 on battery

**Power Aliases**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	81	104	

8

7

6

5

4

3


2

1

D

D


### Left I/O Power Connector



C

C

### Battery Connector (Digital Signals)



B

B

A

A

PBus-In & Battery Connectors  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	82	104	

8

7

6

5


4

3

2

1






**ATI M56 PCI-E**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# GPU VCore Current Sense

## GPU VCore Supply



**Placement Note:**  
 Keep C8590, R8590,  
 R8594 and R8597  
 close to inductor

Vout = 1.10V / 0.95V  
 17A max output  
 (Q8520 limit)


## Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP voltage.  
 NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$



$$V_{out}(low) = 0.59V * (1 + R_a/R_b)$$


$$V_{out}(high) = 0.59V * (1 + R_a/R_{eq})$$

$$R_{eq} = R_b || R_c$$

For proper M56 power sequence, this pull-up must be powered before VCore  
 Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)  
 SI3446DV max Vgs is 1.6V  
 Vin must be > 2.8V

## Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



Vout = -Vin \* Rb / Ra  
 Recommended values:  
 Ra = Vin / 50 uA  
 Rb = -Vout / 50 uA

Vout = -0.55V  
 125mA max output  
 (Regulator limit)

## GPU (M56) Core Supplies

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	85	104	

# Page Notes

Power aliases required by this page:


- =PP1V5\_GPU\_VDD15
- =PP1VR1V3\_GPU\_VCORE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



## ATI M56 Core Power

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	86 OF 104

# Page Notes

Power aliases required by this page:  
- =PP1V8R2V0\_S0\_FB\_GPU

Signal aliases required by this page:  
(NONE)


BOM options provided by this page:  
(NONE)



ATI M56 Frame Buffer I/F  
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	87 OF 104



ROMCFGID[3..0]  
 0000 = 128MB  
 0010 = 256MB  
 0100 = 64MB  
 0110 = Reserved

Signal	Component	Value	Notes
GPU_GPIO_0	R8800	10K	
GPU_GPIO_1	R8802	10K	
GPU_GPIO_2	R8804	10K	
GPU_GPIO_3	R8806	10K	
GPU_GPIO_4	R8809	10K	
GPU_GPIO_5	R8813	10K	
GPU_GPIO_6	R8824	10K	
GPU_GPIO_7	R8801	10K	
GPU_GPIO_8	R8803	10K	
GPU_GPIO_9	R8805	10K	
GPU_GPIO_10	R8808	10K	
GPU_GPIO_11	R8811	10K	
GPU_GPIO_12	R8827	10K	
GPU_GPIO_13	R8801	10K	
GPU_GPIO_14	R8803	10K	
GPU_GPIO_15	R8805	10K	
GPU_GPIO_16	R8808	10K	
GPU_GPIO_17	R8811	10K	
GPU_GPIO_18	NC GPU GPIO 18		
GPU_GPIO_19	NC GPU GPIO 19		
GPU_GPIO_20	NC GPU GPIO 20		
GPU_GPIO_21	NC GPU GPIO 21		
GPU_GPIO_22	NC GPU GPIO 22		
GPU_GPIO_23	NC GPU GPIO 23		
GPU_GPIO_24	GPU MEM 256M		
GPU_GPIO_25	NC GPU GPIO 25		
GPU_GPIO_26	NC GPU GPIO 26		
GPU_GPIO_27	GPU MEMID		
GPU_GPIO_28	NC GPU GPIO 28		
GPU_GPIO_29	NC GPU GPIO 29		
GPU_GPIO_30	NC GPU GPIO 30		
GPU_GPIO_31	NC GPU GPIO 31		
GPU_GPIO_32	NC GPU GPIO 32		
GPU_GPIO_33	NC GPU GPIO 33		
GPU_GPIO_34	NC GPU GPIO 34		


Renamed signals

GPU_CLK27M	GPU_XTALIN
NC GPU_XTALOUT	GPU_XTALOUT
NC ATI ROMCS L	TP ATI ROMCS L
NC FB A MA12	TP FB A MA12
NC FB B MA12	TP FB B MA12
NC GPU GENERICA	GPU GENERICA
NC GPU GENERICB	GPU GENERICB
NC GPU GENERICC	GPU GENERICC
NC GPU VGA R	GPU VGA R
NC GPU VGA G	GPU VGA G
NC GPU VGA B	GPU VGA B
TP GPU VGA_HSYNC	GPU VGA_HSYNC
TP GPU VGA_VSYNC	GPU VGA_VSYNC
NC GPU TV_Y	GPU TV_Y
NC GPU TV_C	GPU TV_C
NC GPU TV_COMP	GPU TV_COMP
NC LVDS U_DATAP<3>	LVDS U_DATA_P<3>
NC LVDS U_DATAN<3>	LVDS U_DATA_N<3>
NC LVDS L_DATAP<3>	LVDS L_DATA_P<3>
NC LVDS L_DATAN<3>	LVDS L_DATA_N<3>
NC ATI DVPCLK	ATI DVPCLK
NC ATI DVPCNTL<2..0>	ATI DVPCNTL<2..0>
NC ATI DVPPDATA<15..0>	ATI DVPPDATA<15..0>

Required for debug access

TP ATI DVPPDATA<23..16> = ATI DVPPDATA<23..16>

Also required: GPIO10 - GPIO13



**GPU Straps**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:  
- =PPIV8\_S0\_FB\_VDD  
- =PPIV8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.

Table of signal aliases for U8900 and U8950. Columns include signal names (e.g., FB A MA<0>, FB A DO<0>, FB A BA<0>), pin numbers, and device identifiers.

GDDR3 Frame Buffer A


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. logo and drawing information: DRAWING NUMBER 051-7099, SHEET 89 OF 104, SCALE NONE.

Power aliases required by this page:  
- =PPIV8\_S0\_FB\_VDD  
- =PPIV8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)



GDDR3 Frame Buffer B

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_GPU\_GPIOS  
 - =PP2V5\_PVDD  
 - =PP1V8\_GPU\_LVDS\_PLL

Signal aliases required by this page:  
 - =I2C\_GPU\_TMDS\_SDA - I2C data line for external TMDS transmitters  
 - =I2C\_GPU\_TMDS\_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:  
 (NONE)



## ATI M56 GPIO/DVO/Misc

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	91	104	




# Page Notes

Power aliases required by this page:  
 - =PP2V5\_S0\_GPU  
 - =PP1V8R2V5\_S0\_GPU\_LVDDR

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

## ATI M56 Video Interfaces

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	93	104	

# LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	73 75
	VGA	VGA	GPU_G2	73 75
	VGA	VGA	GPU_B2	73 75
	LVDS	LVDS	LVDS_U_CLK_P	73 77
	LVDS	LVDS	LVDS_U_CLK_N	73 77
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	73 77
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	73 77
	LVDS	LVDS	LVDS_L_CLK_P	73 77
	LVDS	LVDS	LVDS_L_CLK_N	73 77
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	73 77
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	73 77
	LVDS	LVDS	LVDS_U_CLK_CONN_P	74 77
	LVDS	LVDS	LVDS_U_CLK_CONN_N	74 77
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>	74 77
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>	74 77
	LVDS	LVDS	LVDS_L_CLK_CONN_P	74 77
	LVDS	LVDS	LVDS_L_CLK_CONN_N	74 77
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>	74 77
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>	74 77
	TMDS	TMDS	TMDS_CLK_P	73 75 79
	TMDS	TMDS	TMDS_CLK_N	73 75 79
	TMDS	TMDS	TMDS_DATA_P<5..3>	73 75 79
	TMDS	TMDS	TMDS_DATA_N<5..3>	73 75 79
	TMDS	TMDS	TMDS_DATA_P<2..0>	73 75 79
	TMDS	TMDS	TMDS_DATA_N<2..0>	73 75 79



# INVERTER INTERFACE



### Internal Display Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 94 OF 104		
NONE			

# TMDS Filtering

Place series R's and common-mode filtering close to GPU, common mode chokes near connector.



# VGA SYNC BUFFERS




PLACE U9750 & U9751 CLOSE TO DVI CONNECTOR

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	TMDS	TMDS	TMDS_CLK_R_P	75
	TMDS	TMDS	TMDS_CLK_R_N	75
	TMDS	TMDS	TMDS_DATA_R_P<5..0>	75
	TMDS	TMDS	TMDS_DATA_R_N<5..0>	75
	TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75 79
	TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75 79
	TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..0>	75 79
	TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..0>	75 79

# ANALOG FILTERING


PLACE CLOSE TO CONNECTOR



# DVI INTERFACE


## DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



Isolation required for DVI power switch

## 3V LEVEL SHIFTERS



## External Display Connector

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	97	104	

8

7

6

5

4

3


2

1

D

D


### Left ALS Connector



C

C

### Bluetooth (M13P), IR & SATA HDD Flex Connector



B

B

A

A

8

7

6

5

4

3

2

1

#### M1 Specific Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	98	104	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

# LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.



## LVDS Interface Pull-downs

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	104
NONE	99		

8

7

6

5


4

3

2

1





ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
FSB_55S	FSB_COMMON	FSB ADS L
FSB_55S	FSB_COMMON	FSB BNR L
FSB_55S	FSB_COMMON	FSB BPRI L
FSB_55S	FSB_COMMON	FSB BREQ0 L
FSB_55S	FSB_COMMON	FSB DBSY L
FSB_55S	FSB_COMMON	FSB DEFER L
FSB_55S	FSB_COMMON	FSB DPWR L
FSB_55S	FSB_COMMON	FSB DRDY L
FSB_55S	FSB_COMMON	FSB HIT L
FSB_55S	FSB_COMMON	FSB HITM L
FSB_55S	FSB_COMMON	FSB LOCK L
FSB_55S	FSB_COMMON	FSB RS L<2..0>
FSB_55S	FSB_COMMON	FSB TRDY L
FSB_55S	FSB_COMMON	FSB CPURST L
FSB_55S	FSB_DATA	FSB D L<63..0>
FSB_55S	FSB_DATA	FSB DINV L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBP L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBN L<3..0>
FSB_55S	FSB_ADDR	FSB A L<31..3>
FSB_55S	FSB_ADDR	FSB REQ L<4..0>
FSB_55S	FSB_ADSTR	FSB ADSTB L<3..0>
CPU_55S		FSB IERR L
CPU_55S		FSB FERR L
CPU_55S		CPU PWRGD
CPU_55S		CPU INTR
CPU_55S		CPU NMI
CPU_55S		CPU A20M L
CPU_55S		CPU DPSLP L
CPU_55S		CPU IGNE L
CPU_55S		CPU INIT L
CPU_55S		CPU SMI L
CPU_55S		CPU STPCLK L
CPU_55S	CPU_2T01	CPU THERMTRIP L
CPU_55S	CPU_2T01	PM DPRSLPVR
CPU_55S	CPU_2T01	IMVP DPRSLPVR
CPU_55S	CPU_GTLREF	CPU GTLREF
CPU_55S	CPU_COMP	CPU COMP<3>
CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_55S	CPU_COMP	CPU COMP<1>
CPU_27P4S	CPU_COMP	CPU COMP<0>
CPU_55S	CPU_ITP	XDP BPM L<5..0>
CLK_FSB_100D	CPU_ITP	CPU XDP CLK P
CLK_FSB_100D	CPU_ITP	CPU XDP CLK N
CPU_55S	CPU_ITP	ITPRESET L
CPU_55S	CPU_2T01	CPU VID<6..0>
CPU_55S	CPU_2T01	CPU VID<6..0>
THERM	CPU_27P4S	CPU VCCSENSE P
THERM	CPU_27P4S	CPU VCCSENSE N
	CPU_27P4S	IMVP6 VSEN P
	CPU_27P4S	IMVP6 VSEN N

MEM_CLK	MEM_70D
MEM_CTRL	MEM_45S
MEM_CMD	MEM_55S
MEM_DATA	MEM_55S
MEM_QOS	MEM_85D
FR_CLK	FR_75D
FR_ADCTRL	FR_35S_TO_55S
FR_ADCTRL	FR_55S
FR_DATA	FR_40S
LVDS	LVDS_100D
TMDS	TMDS_100D
VGA	VGA_75S
PCIE	PCIE_100D
DMI	DMI_100D
SATA	SATA_100D
IDE	IDE_55S
USB2	USB2_90D
ENET	ENET_100D
FW	FW_110D
SMB	SMB_55S
SPI	SPI_55S
CLK_FSB	CLK_FSB_100D
CLK_PCIE	CLK_PCIE_100D
CLK_MED	CLK_MED_55S
CLK_SLOW	CLK_SLOW_55S

AUDIO_55S	AUDIO	SB ACZ BITCLK	21
AUDIO_55S	AUDIO	ACZ BITCLK	5 21 45
AUDIO_55S	AUDIO	SB ACZ SYNC	21
AUDIO_55S	AUDIO	ACZ SYNC	5 21 45
AUDIO_55S	AUDIO	SB ACZ_RST L	21
AUDIO_55S	AUDIO	ACZ_RST L	5 21 45
AUDIO_55S	AUDIO	ACZ_SDATAIN<0>	5 21 45
AUDIO_55S	AUDIO	SB ACZ_SDATAOUT	21
AUDIO_55S	AUDIO	ACZ_SDATAOUT	5 21 45
TMDS	TMDS	TMDS_CLK_P	73 74 75
TMDS	TMDS	TMDS_CLK_N	73 74 75
TMDS	TMDS	TMDS_DATA_P<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_N<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_P<2..0>	73 74 75
TMDS	TMDS	TMDS_DATA_N<2..0>	73 74 75
TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75
TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<2..0>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<2..0>	75

**M1 Net Properties**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	104		104