

SCHEM, MLB, M1

05/16/2006

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
A		43987	PRODUCTION RELEASED	05/16/06	06

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	11/16/2005
8	8	CPU 2 OF 2-PWR/GND	M42	11/16/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISCL-TEMP SENSOR	M42	10/07/2005
11	11	CPU ITP700FLEX DEBUG	M42	10/12/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21	SB: 1 OF 4	M38	11/16/2005
22	22	SB: 2 of 4	(M38)	09/08/2005
23	23	SB: 3 OF 4	M38	11/16/2005
24	24	SB: 4 OF 4	M38	11/16/2005
25	25	SB Decoupling	M42	11/16/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	10/12/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	10/12/2005
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	43	Yukon Power Control	(MASTER)	(MASTER)
40	44	FIREWIRE CONTROLLER	(M42)	08/29/2005
41	45	FireWire Port Power	(MASTER)	(MASTER)


Page	(.csa)	Contents	Sync	Date
42	46	FireWire Ports	(MASTER)	(MASTER)
43	49	Internal USB Connections	(MASTER)	(MASTER)
44	52	External USB Connector	(MASTER)	(MASTER)
45	55	Left I/O Board Connector	(MASTER)	(MASTER)
46	57	PCI-E Connections	(MASTER)	(MASTER)
47	58	SMC	M38	10/07/2005
48	59	SMC Support	(MASTER)	(MASTER)
49	60	LPC+ Debug Connector	M42	07/20/2005
50	61	Thermal Sensors	(MASTER)	(MASTER)
51	62	Current & Voltage Sensing	M1_MLB	01/05/2006
52	63	SPI BOOTROM	M42	11/16/2005
53	64	ALS Support	(MASTER)	(MASTER)
54	65	Fan Connectors	(MASTER)	(MASTER)
55	66	Sudden Motion Sensor (SMS)	(MASTER)	(MASTER)
56	67	TPM	M38	11/16/2005
57	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
58	76	5V / 1.5V Power Supply	M1_MLB	01/05/2006
59	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
60	78	1.8V Supply	M1_MLB	01/05/2006
61	79	3.3V / 1.05V Power Supplies	M1_MLB	01/05/2006
62	80	3.3V G3Hot Supply & Power Control	(MASTER)	(MASTER)
63	81	Power Aliases	(MASTER)	(MASTER)
64	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	98	M1 Specific Connectors	(MASTER)	(MASTER)
77	99	LVDS Interface Pull-downs	(MASTER)	(MASTER)
78	100	Revision History	N/A	N/A
79	101	Napa Platform Constraints	(MASTER)	(MASTER)
80	102	More System Constraints	(MASTER)	(MASTER)
81	103	M1 Spacing & Physical Constraints	(MASTER)	(MASTER)
82	104	M1 Net Properties	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7155	1	SCHEM, MLB, M1	SCH	CRITICAL	
820-2056	1	PCBF, MLB, M1	PCB	CRITICAL	

DRAWING
TITLE=M1_MLB
ABBREV=DRAWING
LAST_MODIFIED=Tue May 16 11:30:38 2006

<p style="text-align: center; font-size: small;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="text-align: center; font-size: x-small;">DO NOT SCALE DRAWING</p> <div style="text-align: center;"> <p style="font-size: x-small;">THIRD ANGLE PROJECTION</p> </div>	<p>METRIC</p>	<div style="text-align: right;"> <p>Apple Computer Inc.</p> </div> <p style="text-align: center; font-size: x-small;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="text-align: center; font-size: x-small;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="text-align: center; font-size: x-small;">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p style="text-align: center; font-size: x-small;">II NOT TO REPRODUCE OR COPY IT</p> <p style="text-align: center; font-size: x-small;">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <div style="text-align: center;"> <p style="font-size: large; font-weight: bold;">SCHEM, MLB, M1</p> </div>																						
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 25%;">DRAWER</td> <td style="width: 25%; text-align: center;">/</td> <td style="width: 25%;">DESIGN CK</td> <td style="width: 25%; text-align: center;">/</td> </tr> <tr> <td>ENG APPD</td> <td style="text-align: center;">/</td> <td>MFG APPD</td> <td style="text-align: center;">/</td> </tr> <tr> <td>QA APPD</td> <td style="text-align: center;">/</td> <td>DESIGNER</td> <td style="text-align: center;">/</td> </tr> <tr> <td>RELEASE</td> <td style="text-align: center;">/</td> <td>SCALE</td> <td style="text-align: center;">NONE</td> </tr> </table>	DRAWER	/	DESIGN CK	/	ENG APPD	/	MFG APPD	/	QA APPD	/	DESIGNER	/	RELEASE	/	SCALE	NONE	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">MATERIAL/FINISH NOTED AS APPLICABLE</td> <td style="width: 50%;">SIZE D</td> </tr> </table>	MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">DRAWING NUMBER 051-7155</td> <td style="width: 40%;">REV. A</td> </tr> <tr> <td colspan="2" style="text-align: right; font-size: x-small;">SHT 1 OF 104</td> </tr> </table>	DRAWING NUMBER 051-7155	REV. A	SHT 1 OF 104	
DRAWER	/	DESIGN CK	/																					
ENG APPD	/	MFG APPD	/																					
QA APPD	/	DESIGNER	/																					
RELEASE	/	SCALE	NONE																					
MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D																							
DRAWING NUMBER 051-7155	REV. A																							
SHT 1 OF 104																								




System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	2	104	



Power Block Diagram
 SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	REV.
NONE	3	104	

"Better" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7684	PCBA, 2.0GHZ, 128VRAM, M1-CAP_MBP15	EEE_VWP, M1_COMMON, CPU_2_0GHZ, VRAM_SAM128

"Best" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7685	PCBA, 2.16GHZ, 256VRAM, M1-CAP_MBP15	EEE_VWQ, M1_COMMON, CPU_2_16GHZ, VRAM_SAM256

Service BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7704	PCBA, 1.83GHZ, 128VRAM, M1-CAP_MBP15	EEE_W36, M1_COMMON, CPU_1_83GHZ, VRAM_SAM128
630-7705	PCBA, 2.0GHZ, 256VRAM, M1-CAP_MBP15	EEE_W37, M1_COMMON, CPU_2_0GHZ, VRAM_SAM256

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M1_COMMON	ALTERNATE, COMMON, M1_COMMON1, M1_COMMON2, M1_COMMON3
M1_COMMON1	ATI_REV_B26, BOOTROM_DEVEL, ENET_LOM_DISABLE, ENETPWR_S3AC, GPU_BB_CTL, GPUTHM_A_GPU
M1_COMMON2	HSTHMSNS_HAS, ITP, INVERTER_BUF, KBDLED_HAS, LPCPLUS, LVDS_PD, MEMVREF_S3
M1_COMMON3	MEMVTT_EN_PU, RTUSB_ESD, SMC_PRGRM, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
VRAM_HY128	GPU_MEM_HYNIX, VRAM_128_HYNIX
VRAM_SAM128	VRAM_128_SAMSUNG
VRAM_HY256	GPU_MEM_256M, GPU_MEM_HYNIX, VRAM_256_HYNIX
VRAM_SAM256	GPU_MEM_256M, VRAM_256_SAMSUNG

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VWP]	CRITICAL	EEE_VWP	M1, 2.0GHZ, 128VRAM
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VWQ]	CRITICAL	EEE_VWQ	M1, 2.16GHZ, 256VRAM
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:W36]	CRITICAL	EEE_W36	M1, 1.83GHZ, 128VRAM
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:W37]	CRITICAL	EEE_W37	M1, 2.0GHZ, 256VRAM

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
337S3282	1	IC, YDC, CO, 1.83G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_1_83GHZ
337S3267	1	IC, YDC, CO, 2.0G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_2_0GHZ
337S3268	1	IC, YDC, CO, 2.16G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_2_16GHZ
341S1873	1	IC, EFI, BOOTROM DEVELOPMENT (NEW), M1	U6301	CRITICAL	BOOTROM_DEVEL
338S0274	1	IC, SMC, HSB/2116	U5800	CRITICAL	SMC_BLANK
341S1875	1	IC, PRGRM, SMC (NEW), M1	U5800	CRITICAL	SMC_PRGRM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0268	1	IC, FW32306, 1394A LINK, BGA, 129P	U4400	CRITICAL	
338S0269	1	IC, 945GM, NORTHBRIDGE	U1200	CRITICAL	
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL	
338S0309	1	IC, ATI, M56P, GRPHSCRTL, 880BGA, LF	U8400	CRITICAL	ATI_REV_B24
338S0315	1	IC, ATI, M56-LP, B26, GRPHXCTRL, LF 880BGA	U8400	CRITICAL	ATI_REV_B26
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	
343S0385	1	IC, ICH7M, BGA	U2100	CRITICAL	
353S1465	1	IC, ISL6262, SYNC REG CTRL, SCREENED, QFN48	U7530	CRITICAL	
359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0094	128S0060		ALL	330uF, 2V, 9MOHM, D2
128S0095	128S0060		ALL	330uF, 2V, 6MOHM, D2
128S0081	128S0061		ALL	150uF, 6.3V, 25MOHM, C2
376S0448	376S0445		ALL	SI7806ADN for FDM6296
128S0093	128S0092		ALL	Kemet is alt to Sanyo

BOM Configuration	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	4	104	

Functional Test Points

Power Supply NO_TESTs

NO_TEST	EXPOSED_VIA	
TRUE		IMVP6 RBIAS 57
TRUE		IMVP6 COMP 57
TRUE		P5VS5 RUNSS 58 62
TRUE		P1V5S0 RUNSS 58 62
TRUE		P2V5S3 MODE 59
TRUE		P2V5S3 SHDNRT 59
TRUE		P1V2S3 RT 59
TRUE		P1V2S3 RUNSS 39 59
TRUE		P1V8S3 COMP 60
TRUE		P1V8S3 FSET 60
TRUE		P3V3S5 COMP 61
TRUE		P3V3S5 FSET 61
TRUE		P1V0S0 COMP 61
TRUE		P1V0S0 FSET 61
TRUE		P3V42G3H_FB 62
TRUE		GPUVCORE_COMP 66
TRUE		GPUVCORE_FSET 66
TRUE		GPUBBP_ADJ 66

CPU FSB NO_TESTs

NO_TEST	EXPOSED_VIA	
TRUE		FSB_A_L<31..3> 7 12 82
TRUE		FSB_ADS_L 7 12 82
TRUE	TRUE	FSB_ADSTB_L<1..0> 7 12 82
TRUE		FSB_BNR_L 7 12 82
TRUE		FSB_BREQ0_L 7 12 82
TRUE		FSB_D_L<63..0> 7 12 82
TRUE		FSB_DBSY_L 7 12 82
TRUE	TRUE	FSB_DINV_L<3..0> 7 12 82
TRUE		FSB_DRDY_L 7 12 82
TRUE	TRUE	FSB_DSTBN_L<3..0> 7 12 82
TRUE	TRUE	FSB_DSTBP_L<3..0> 7 12 82
TRUE		FSB_HIT_L 7 12 82
TRUE		FSB_HITM_L 7 12 82
TRUE		FSB_LOCK_L 7 12 82
TRUE		FSB_REQ_L<4..0> 7 12 82

EXPOSED_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

Misc EXPOSED_VIA Nets

EXPOSED_VIA	
TRUE	DMI_N2S_P<1..0> 14 22
TRUE	DMI_N2S_N<1..0> 14 22
TRUE	SB_CLK100M_SATA_P 21 34
TRUE	SB_CLK100M_SATA_N 21 34

Fan Connectors

FUNC_TEST	
=PP5V_S0_FAN_LT	54 63
FAN_LT_PWM	54
FAN_LT_TACH	54
FAN_RT_PWM	54
FAN_RT_TACH	54

FUNC_TEST property removed since these test points are not on the proper side for Functional Test points.

LPC+ Debug Connector

FUNC_TEST	
TRUE	=PP3V3_S5_LPCPLUS 49 63
TRUE	=PP5V_S0_LPCPLUS 49 63
TRUE	LPC_AD<0> 21 47 49 56
TRUE	LPC_AD<1> 21 47 49 56
TRUE	LPC_FRAME_L 21 47 49 56
TRUE	PM_CLKRUN_L 23 40 47 49 56
TRUE	BOOT_LPC_SPI_L 22 47 49
TRUE	SMC_TMS 47 48 49
TRUE	DEBUG_RST_L 26 49
TRUE	SMC_TRST_L 47 49
TRUE	SMC_TDO 47 48 49
TRUE	SMC_MD1 47 49
TRUE	SMC_TX_L 47 48 49
TRUE	FWH_INIT_L 21 48 49
TRUE	PCI_CLK_PORTB0_LPC 34 49
TRUE	LPC_AD<2> 21 47 49 56
TRUE	LPC_AD<3> 21 47 49 56
TRUE	INT_SERIRQ 23 47 49 56
TRUE	PM_SUS_STAT_L 23 47 48 49 56
TRUE	SMC_TDI 47 48 49
TRUE	SMC_TCK 47 48 49
TRUE	SMC_RST_L 47 48 49
TRUE	SMC_NMI 47 49
TRUE	SMC_RX_L 47 48 49
TRUE	SV_SETUP 23 49

Left ALS Connector

FUNC_TEST	
TRUE	=PP3V3_S3_LTALS 63 76
TRUE	ALS_GAIN 6 47 76
TRUE	LTALS_OUT 63 76
TRUE	GND

Camera Connector

FUNC_TEST	
TRUE	=PP5V_S3_CAMERA 43 63
TRUE	=USB2_CAMERA_N 4 43
TRUE	=USB2_CAMERA_P 6 43
TRUE	=SMBUS_ATS_SDA 27 43
TRUE	=SMBUS_ATS_SCL 27 43
TRUE	GND

Thermal Diode Connectors

FUNC_TEST	
TRUE	HSTHMSNS_DX_P 50
TRUE	HSTHMSNS_DX_N 50
TRUE	RSESTHMSNS_D_P 50
TRUE	RSESTHMSNS_D_N 50

Other Func Test Points

FUNC_TEST	
TRUE	=PP1V05_S0_REG 51 61 63
TRUE	PM_SYSRST_L 23 26 47
TRUE	SMC_ONOFF_L 43 47 48 51

Current Sense Calibration

FUNC_TEST	
TRUE	ISENSE_CAL_EN
TRUE	=PP5V_S0_ISENSECAL
TRUE	=PP1V8_S3_REG 51 60 63
TRUE	=PP1V5_S0_REG 58 63
TRUE	PPVCORE_S0_GPU 43
TRUE	PPVCORE_S0_CPU 43
TRUE	GND

2 TPs per

8 TPs, 2 with each of above TP pairs

Battery Digital Connector

FUNC_TEST	
TRUE	SMC_BS_ALERT_L 47 48 64
TRUE	=SMBUS_BATT_SCL 27 64
TRUE	=SMBUS_BATT_SDA 27 64
TRUE	GND_BATT 64

Left I/O Data Connector

FUNC_TEST	
TRUE	=PP1V5_S0_LIO 45 63
TRUE	=PPDCIN_G3H_LIO 45 63
TRUE	=PP5V_S5_LIO 45 63
TRUE	=PP3V42_G3H_LIO 45 63
TRUE	PP5V_S0_AUDIO_PWR 45
TRUE	PP5V_S0_AUDIO 45
TRUE	GND_AUDIO_PWR 45
TRUE	GND_AUDIO 45
TRUE	ACZ_SDATIN<0> 21 45 82
TRUE	ACZ_SDATOUT 21 45 82
TRUE	ACZ_BITCLK 21 45 82
TRUE	ACZ_RST_L 21 45 82
TRUE	EXCARD_OC_L 6 45 48
TRUE	LTUSB_OC_L 6 45
TRUE	LIO_BATT_ISENSE 45 51
TRUE	SMC_SYS_ISET 45 47
TRUE	SMC_BATT_ISET 45 47
TRUE	SMC_BATT_CHG_EN 45 47 48
TRUE	SMC_BC_ACOK 45 47 48
TRUE	SMC_ADAPTER_EN 43 45 47 48
TRUE	LIO_P3V3S0_EN_L 45 63
TRUE	LIO_PCIN_ISENSE 45 51
TRUE	LIO_P3V3S3_EN 45 62
TRUE	SMC_BATT_TRICKLE_EN_L 45 47 48
TRUE	SYS_ONEWIRE 45 47 48
TRUE	MINI_CLKREQ0_L 34 45
TRUE	SMC_EXCARD_CP 45 47 48
TRUE	EXCARD_CLKREQ0_L 34 45
TRUE	SMC_EXCARD_PWR_EN 45 47
TRUE	LIO_PLT_RESET_L 26 45
TRUE	ACZ_SYNC 21 45 82
TRUE	=USB2_LT_N 6 48
TRUE	=USB2_LT_P 6 48
TRUE	=USB2_EXCARD_N 6 45
TRUE	=USB2_EXCARD_P 6 45
TRUE	=PCIE_EXCARD_R2D_N 45 46
TRUE	=PCIE_EXCARD_R2D_P 45 46
TRUE	=PCIE_EXCARD_D2R_N 45 46
TRUE	=PCIE_EXCARD_D2R_P 45 46
TRUE	PCIE_CLK100M_EXCARD_P 34 45
TRUE	PCIE_CLK100M_EXCARD_N 34 45
TRUE	=PCIE_MINI_R2D_N 45 46
TRUE	=PCIE_MINI_R2D_P 45 46
TRUE	=PCIE_MINI_D2R_N 45 46
TRUE	=PCIE_MINI_D2R_P 45 46
TRUE	PCIE_CLK100M_MINI_P 34 45
TRUE	PCIE_CLK100M_MINI_N 34 45
TRUE	=SMBUS_LIO_SMC_SCL 27 45
TRUE	=SMBUS_LIO_SMC_SDA 27 45
TRUE	=SMBUS_LIO_SB_SCL 27 45
TRUE	=SMBUS_LIO_SB_SDA 27 45
TRUE	PCIE_WAKE_L 23 37 45

Left I/O Power Connector

FUNC_TEST	
TRUE	=PPBUS_G3H_LIO_CONN 63 64
TRUE	GND

Request for at least 10 GND test points
NOTE: 10 additional GND test points are called out separately in these notes.

Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	5	104	




Ethernet Power Management Support




NOTE: BOM options "USB_G_OC_PU" and "ENET_LOM_DISABLE" are mutually-exclusive.

- USB Port "A" (Debug Port) = Right USB 2.0 Port
 - =USB2_RT_P == USB2_RT_P == USB_A_P
 - =USB2_RT_N == USB2_RT_N == USB_A_N
 - =RTUSB_OC_L == RTUSB_OC_L == USB_A_OC_L
- USB Port "B" = Trackpad (Geyser)
 - =USB_TRACKPAD_P == USB_TRACKPAD_P == USB_B_P
 - =USB_TRACKPAD_N == USB_TRACKPAD_N == USB_B_N
 - UNUSED_USB_B_OC_L == USB_B_OC_L
- USB Port "C" = Left USB 2.0 Port
 - =USB2_LT_P == USB2_LT_P == USB_C_P
 - =USB2_LT_N == USB2_LT_N == USB_C_N
 - LTUSB_OC_L == USB_C_OC_L
- USB Port "D" = Camera
 - =USB2_CAMERA_P == USB2_CAMERA_P == USB_D_P
 - =USB2_CAMERA_N == USB2_CAMERA_N == USB_D_N
 - UNUSED_USB_D_OC_L == USB_D_OC_L
- USB Port "E" = ExpressCard
 - =USB2_EXCARD_P == USB2_EXCARD_P == USB_E_P
 - =USB2_EXCARD_N == USB2_EXCARD_N == USB_E_N
 - EXCARD_OC_L == USB_E_OC_L
- USB Port "F" = IR Receiver
 - =USB_IR_P == USB_IR_P == USB_F_P
 - =USB_IR_N == USB_IR_N == USB_F_N
- USB Port "G" = Bluetooth (M13P)
 - =USB_BT_P == USB_BT_P == USB_G_P
 - =USB_BT_N == USB_BT_N == USB_G_N
- USB Port "H" = Reserved (PCI-E Mini Card)
 - TP_USB2_HP == USB_H_P
 - TP_USB2_HN == USB_H_N



Chassis connection to be made at the mounting hole northwest of the DVI connector



Chassis connection to be made at the mounting hole southwest of the USB connector




Chassis connection to be made at the mounting hole east of the LVDS connector



Signal Aliases	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	REV.
NONE	6	104	



U0700 YONAH CPU BGA (1 OF 4)

Signal	Pin	Signal	Pin
FSB A L<3>	J4 A3*	ADS*	H1
FSB A L<4>	L4 A4*	BNR*	E2
FSB A L<5>	M3 A5*	BPRI*	G5
FSB A L<6>	K5 A6*	DEFER*	H5
FSB A L<7>	M1 A7*	DRDY*	E21
FSB A L<8>	N2 A8*	DBSY*	E1
FSB A L<9>	J1 A9*	BR0*	F1
FSB A L<10>	N3 A10*	IERR*	D20
FSB A L<11>	P5 A11*	INIT*	B3
FSB A L<12>	P2 A12*	LOCK*	H4
FSB A L<13>	L1 A13*	RESET*	B1
FSB A L<14>	P4 A14*	RS0*	F3
FSB A L<15>	P1 A15*	RS1*	F4
FSB ADSTB L<0>	ADSTB0*	RS2*	G3
FSB REO L<0>	REQ0*	TRDY*	G2
FSB REO L<1>	REQ1*	HIT*	G6
FSB REO L<2>	REQ2*	HITM*	E4
FSB REO L<3>	REQ3*		
FSB REO L<4>	REQ4*		
FSB A L<17>	Y2 A17*	BPM0*	AD4
FSB A L<18>	U5 A18*	BPM1*	AD3
FSB A L<19>	R3 A19*	BPM2*	AD1
FSB A L<20>	W6 A20*	BPM3*	AC4
FSB A L<21>	U4 A21*	PRDY*	AC2
FSB A L<22>	Y5 A22*	PREQ*	AC1
FSB A L<23>	U2 A23*	TCK	AC5
FSB A L<24>	U2 A24*	TDI	AA6
FSB A L<25>	T5 A25*	TDO	AB3
FSB A L<26>	T3 A26*	TMS	AB5
FSB A L<27>	W3 A27*	TRST*	AB6
FSB A L<28>	W5 A28*	DBR*	C20
FSB A L<29>	Y4 A29*	PROCHOT*	D21
FSB A L<30>	W2 A30*	THERMDA	A24
FSB A L<31>	Y1 A31*	THERMDC	A25
FSB ADSTB L<0>	ADSTB1*	THERMTRIP*	C7
CPU A20M L	A6 A20M*	HCLK0	A22
CPU FERR L	A5 FERR*	HCLK1	A21
CPU IGNNE L	C4 IGNNE*		
CPU STPCLK L	A5 STPCLK*		
CPU INTR	C6 LINT0		
CPU NMI	B4 LINT1		
CPU SMI L	A3 SMI*		
TP CPU A32	IA1 RSVD1		
TP CPU A33	IA4 RSVD2		
TP CPU A34	IA2 RSVD3		
TP CPU A35	IA3 RSVD4		
TP CPU A36	IA4 RSVD5		
TP CPU A37	IA5 RSVD6		
TP CPU A38	IA2 RSVD7		
TP CPU A39	IA3 RSVD8		
TP CPU APMO	IA2 RSVD9		
TP CPU APM1	IA2 RSVD10		
TP CPU HFPLL	IA2 RSVD11		

PLACE TESTPOINT ON FSB_IERR_L WITH A GND 0.1" AWAY

CPU PROCHOT L TO SMC AND CPU VR TO INFORM CPU IS HOT

PM_THRMTRIP# SHOULD CONNECT TO ICH7-M AND GMCH WITHOUT T-ING (NO STUB)


SPARE[7-0], HFPLL: ROUTE TO TP VIA AND PLACE GND VIA W/IN 1000 MILS

LAYOUT NOTE: COMP0,2 CONNECT WITH ZO=27.4OHM, MAKE TRACE LENGTH SHORTER THAN 0.5". COMP1,3 CONNECT WITH ZO=55OHM, MAKE TRACE LENGTH SHORTER THAN 0.5".

CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9
 WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB
 SYNC_MASTER=M42 SYNC_DATE=11/16/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT 7 OF 104		




CPU 2 OF 2-PWR/GND
 SYNC_MASTER=M42 SYNC_DATE=11/16/2005


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT 8 OF 104		
NONE			


CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID
Will probably be removed before production



CPU Decoupling & VID

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT 9 OF 104		
NONE			

www.laptop-schematics.com

CPU ZONE THERMAL SENSOR



www.laptop-schematics.com

CPU MISC1-TEMP SENSOR
SYNC_MASTER=M42 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	10	104	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3


2

1

www.laptop-schematics.com

CPU ITP700FLEX DEBUG SUPPORT


www.laptop-schematics.com



CPU ITP700FLEX DEBUG
SYNC_MASTER=MSYNC_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT		OF
NONE	11		104



NB CPU Interface
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7155	REV. A
	SCALE NONE	SHEET 12 OF 104	

LVDS Disable

Can leave all signals NC if LVDS is not implemented
Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
VCCD_LVDS must remain powered with proper decoupling.
Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACC & DACC only
Component: DACA, DACC & DACC


Unused DAC outputs must remain powered, but can omit
filtering components. Unused DAC outputs should
connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
Tie VCCD_TV DAC, VCCD_QTV DAC, VCCA_TV DACx, and
VCCA_TV BG to 1.5V power rail. Tie VSSA_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
HSYNC and VSYNC to GND. Tie VCCA_CRT DAC to VCC Core
rail, and tie VSSA_CRT DAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL


SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: APPLE COMPUTER INC., SIZE D, DRAWING NUMBER 051-7155, REV. A, SCALE NONE, SHEET 13 OF 104.



NB Misc Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	NONE	SHT	14 OF 104



OMIT
U1200
945GM
NB
BGA
(4 OF 10)

DDR SYSTEM MEMORY A

OMIT
U1200
945GM
NB
BGA
(5 OF 10)


DDR SYSTEM MEMORY B

NB DDR2 Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	NONE	SHT	15 OF 104

www.laptop-schematics.com

NCTF balls are Not Critical To Function
These connections can break without impacting part performance.
OMIT




1.05V, Internal Graphics: 3500mA Max
1.05V, External Graphics: 1500mA Max
1.5V, Internal Graphics: 5500mA Max

1.8V Max Current
Speed 1 Channel 2 Channel
400MTs 1300mA 2400mA
533MTs 1500mA 2800mA
667MTs 1700mA 3200mA

NB Power 1
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT 16 OF 104		
NONE			



NB Power 2
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7155	REV. A
	SCALE NONE	SHEET 17 OF 104	



NB Grounds
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART













APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7155	REV. A
	SCALE NONE	SHEET 18 OF 104	

Power Interface

These are the power signals that leave the NB "block"

Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	1500mA Max
	=PP1V05_S0_FSB_NB	10mA Max?
	=PP1V05_S0_NB_VTT	800mA Max
	=PP1V05_S0_NB_CRT	7mA Max
3674mA Max	=PP1V5_S0_NB	7mA Max
	=PP1V5_S0_NB_3G	>1500mA Max
	=PP1V5_S0_NB_3GPLL	
	=PP1V5_S0_NB_PCIE	7mA Max
	=PP1V5_S0_NB_PLL	100mA Max
	=PP1V5_S0_NB_TV DAC	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	150mA Max
	=PP1V5_S0_NB_VCCAUX	1900mA Max
3200mA Max	=PP1V8_S3_MEM_NB	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	2mA Max
40mA Max?	=PP3V3_S0_NB	7mA Max
	=PP3V3_S0_NB_VCC_HV	40mA Max



NB (GM) Decoupling

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

D

C


C

B

B

A

A



NB_CFG<3> RESERVED

Internal pull-ups
 NB_CFG<13:12> 00 = Partial Clock Gating Disable
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation

NB_CFG<4> RESERVED

NB_CFG<14> RESERVED

14 NB_CFG<5> Internal pull-up
 NB_CFG<5> High = DMIx4
 DMI x2 Select Low = DMIx2
 NBCFG_DMI_X2
 R2075 2.2K
 5% 1/16W MF-LF 2402
 PROBABLY NOT NEEDED

NB_CFG<15> RESERVED

NB_CFG<6> RESERVED

14 NB_CFG<16> Internal pull-up
 NB_CFG<16> High = Enabled
 FSB Dynamic ODT Low = Disabled
 NBCFG_DYN_ODT_DISABLE
 R2085 2.2K
 5% 1/16W MF-LF 2402

14 NB_CFG<7> Internal pull-up
 NB_CFG<7> High = Mobile CPU
 CPU Strap Low = RESERVED
 NO STUFF
 R2077 2.2K
 5% 1/16W MF-LF 2402

NB_CFG<17> RESERVED

NB_CFG<8> RESERVED

NB_CFG<18> High = 1.5V
 VCC Select Low = 1.05V
 Internal pull-down
 =PP3V3_S0_NB 14 19 20 63
 NBCFG_VCC_1V5
 R2058 2.2K
 5% 1/16W MF-LF 2402

14 NB_CFG<9> Internal pull-up
 NB_CFG<9> High = Normal
 PCIe Graphics Lane Reversal Low = Reversed
 NBCFG_PEG_REVERSE
 R2079 2.2K
 5% 1/16W MF-LF 2402

NB_CFG<19> High = Reversed
 DMI Lane Reversal Low = Normal
 Internal pull-down
 =PP3V3_S0_NB 14 19 20 63
 NBCFG_DMI_REVERSE
 R2059 2.2K
 5% 1/16W MF-LF 2402

NB_CFG<10> RESERVED


945 External Design Spec says reserved
 NB_CFG<20> High = Both active
 PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1
 Internal pull-down
 =PP3V3_S0_NB 14 19 20 63
 NBCFG_SDVO_AND_PCIE
 R2060 2.2K
 5% 1/16W MF-LF 2402

NB_CFG<11> RESERVED

PROBABLY NOT NEEDED

NB Config Straps
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 SIZE D DRAWING NUMBER 051-7155 REV. A
 SCALE NONE SHEET 20 OF 104



NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS

NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

NOTE: LAD<0-3> HAVE INTERNAL 20K PU

NOTE: LDRQ<0-1># HAVE INTERNAL 20K PU

NOTE: PULLED UP PER INTEL

NOTE: KEYBOARD CONTROLLER RESET CPU

NOTE: RISING-EDGE TRIGGERED AT CPU

NOTE: DD<7> HAS INTERNAL 11.5K PD

LAYOUT NOTE: PLACE R2101 & R2194 WHERE ACCESSIBLE

NOTE: R2108=56 IN CV.
CHANGED TO 54.9 FOR
BOM CONSOLIDATION


LAYOUT NOTE: R2108! TO BE
< 2 IN OF R2107 W/O STUB

LAYOUT NOTE: R2107 TO BE
< 2 IN OF \$B

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4	
SYNC_MASTER=M38	SYNC_DATE=11/16/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	21	104	



www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

SB: 2 OF 4

APPLE COMPUTER INC.

SIZE: D
 DRAWING NUMBER: 051-7155
 REV: A
 SCALE: NONE
 SHEET: 22 OF 104



NOTE FOR R2323 (DEF=NOSTUFF)
STRAPPING @ PWROK RISING:
SE WILL DISABLE TCO TIMER
SYSTEM REBOOT FEATURE


NOTE FOR GPIO25:
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
- CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)


NOTE:
SV_SET_UP IS LINDACARD DETECT
HI = PRESENT
LO = NOT PRESENT

LAYOUT NOTE:
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4
SYNC_MASTER=M38 SYNC_DATE=11/16/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	NONE	SHT	23 OF 104






SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	25	104	

RTC Battery Connector





518S0226

NOTE: R2607 and D2600 form the double-fault protection for RTC battery.



Pin	Signal	Resistor	Value
40	PCI_FRAME L	R2623	8.2K
40	PCI_IRDY L	R2624	8.2K
40	PCI_TRDY L	R2625	8.2K
40	PCI_STOP L	R2626	8.2K
40	PCI_SERR L	R2627	8.2K
40	PCI_DEVSEL L	R2628	8.2K
40	PCI_PERR L	R2630	8.2K
40	PCI_LOCK L	R2629	8.2K
22	PCI_REQ0 L	R2632	8.2K
22	PCI_REQ1 L	R2631	8.2K
22	PCI_REQ2 L	R2633	8.2K
40	PCI_REQ3 L	R2634	8.2K
22	INT_PIRQA L	R2637	8.2K
22	INT_PIROB L	R2636	8.2K
22	INT_PIROC L	R2638	8.2K
40	INT_PIROD L	R2639	8.2K
22	SB_GPIO2	R2640	8.2K
22	SB_GPIO3	R2642	8.2K
22	SB_GPIO4	R2641	8.2K


SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Platform Reset Connections


Unbuffered



Initial resistor values are based on CRB, but may change after characterization.




1G00 used as small & cheap inverter



SB Misc
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT		OF
NONE	26		104



M1 SMBus Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	REV.
NONE	27	104	

Page Notes

Power aliases required by this page:
- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA


BOM options provided by this page:
(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

"Lower" (surface-mount) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7155	A
SHT		OF	
28		104	

Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Upper" (thru-hole) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7155	REV. A
	SCALE NONE	SHEET 29 OF 104	

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
Ensure CS_L and ODT resistors are close to SO-DIMM connector



www.laptop-schematics.com

Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-7155 A

SCALE NONE SHIT 30 OF 104

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:


- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

www.laptop-schematics.com

DDR2 Vtt Regulator



www.laptop-schematics.com


Memory Vtt Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	31	104	

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com





DDR2 Vref
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	32	104	



(EACH POWER PIN PLACED ONE 0.1UFB)
(PLACED 0.1UFB NEAR THE RELATIVE POWER PIN)

CRITICAL
NEED TO CHECK CAP VALUE




PIN	FUNCTION	INTERNAL SIGNAL	DESCRIPTION
56	PCI_STP*	56 (INT PU)	PM STPPCI L (FROM ICH7 GPIO18 STPPCI*)
55	CPU_STP*	55 (INT PU)	PM STPCPU L (FROM ICH7 GPIO20 STPCPU*)
44	CPU0	44	CK410 CPU0 N (CPU HOST 133/167MHZ)
45	CPU70	45	CK410 CPU0 P (GMCH HOST 133/167MHZ)
41	CPU1	41	CK410 CPU1 N (GMCH HOST 133/167MHZ)
42	CPU1	42	CK410 CPU1 P (GMCH HOST 133/167MHZ)
36	CPUC2_ITP/SRCC_10	36	CK410 CPU2 ITP SRC10 N (ITP HOST 133/167MHZ)
37	CPUT2_ITP/SRCC_10	37	CK410 CPU2 ITP SRC10 P (ITP HOST 133/167MHZ)
11	SRCC_0/LCD100MC	11	CK410 LVDS N (GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
10	SRCT_0/LCD100MT	10	CK410 LVDS P (GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
14	SRCC_1	14	CK410 SRC1 N (GPU PCI-E 100 MHZ)
13	SRCT_1	13	CK410 SRC1 P (GPU PCI-E 100 MHZ)
9	SRCC_1*	9	CK410 SRC CLKREQ L (NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?)
16	SRCC_2	16	CK410 SRC2 N (ICH7M DMI 100 MHZ)
15	SRCT_2	15	CK410 SRC2 P (ICH7M DMI 100 MHZ)
19	SRCC_3	19	CK410 SRC3 N (FOR PCI-E CARD)
18	SRCT_3	18	CK410 SRC3 P (FOR PCI-E CARD)
59	SRCC_3*	59	CK410 SRC CLKREQ L (FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)
22	SRCC_4	22	CK410 SRC4 N (ICH SATA 100 MHZ)
21	SRCT_4	21	CK410 SRC4 P (ICH SATA 100 MHZ)
20	SRCC_4*	20	CK410 SRC CLKREQ L (FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)
24	SRCC_5	24	CK410 SRC5 N (GMCH G_CLKIN 100 MHZ)
23	SRCT_5	23	CK410 SRC5 P (GMCH G_CLKIN 100 MHZ)
60	SRCC_5*	60	CK410 SRC CLKREQ L (FROM GMCH CLK_REQ*)
27	SRCC_6	27	CK410 SRC6 N (WIRELESS PCI-E 100 MHZ)
26	SRCT_6	26	CK410 SRC6 P (WIRELESS PCI-E 100 MHZ)
25	SRCC_6*	25	CK410 SRC CLKREQ L (WIRELESS PCI-E 100 MHZ)
30	SRCC_7	30	CK410 SRC7 N (NOT USED)
29	SRCT_7	29	CK410 SRC7 P (NOT USED)
32	SRCC_8	32	CK410 SRC8 N (GIGA LAN PCI-E 100 MHZ)
33	SRCT_8	33	CK410 SRC8 P (GIGA LAN PCI-E 100 MHZ)
34	SRCC_8*	34	CK410 SRC CLKREQ L (GIGA LAN PCI-E 100 MHZ)
7	DOT96C/27MHZ_SPREAD	7	CK410 DOT96 27M N (GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
6	DOT96T/27MHZ_NON-SPREAD	6	CK410 DOT96 27M P (GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
2	INT PD_VT_PWRGD*/PD	2	CK410 PD_VTT_PWRGD L (FROM CPU VCORE PWR GOOD)
4	FSA/48M	4	CK410 USB48 FSA (ICH7M USB 48MHZ)
54	REF0/FSC	54	CK410 CLK14P3M TIMER (ICH7M, SIO, LPC REF. 14.318MHZ)
53	REF1/FCTSEL0	53	CK410 REF1_FCTSEL0 (ICH7M, SIO, LPC REF. 14.318MHZ)

FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11	DESCRIPTION
0	0	DOT96T	DOT96C	100MT_S	ST100MC_S	* FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0	
1	0	27M_NON-SPREAD	27M_SPREAD	SRCT0	SRCC0	* FOR EXT. GRAPHIC SYSTEM
1	1	OFF	LOW	SRCT0	SRCC0	

CLOCKS
 SYNC_MASTER=MS2 NC_DATE=10/12/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 DRAWING NUMBER: D 051-7155 REV. A
 SCALE: NONE SHEET: 33 OF 104



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
0	0	1	0	133M
0	1	0	0	166M
0	1	1	0	200M
1	0	0	0	100M
1	0	1	0	333M
1	1	0	0	400M
1	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	34	104	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

TPM Crystal Circuit



SMC G3Hot Oscillator



Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	REV.
NONE	37	104	

IDE (ODD) Connector



Counters 10K pull-up to 5V in ODD to keep SB GPIO <= 3.3V


- 21 SATA A R2D C P == TP SATA A R2DP MAKE_BASE=TRUE
- 21 SATA A R2D C N == TP SATA A R2DN MAKE_BASE=TRUE
- 21 SATA A D2R P == TP SATA A D2RP MAKE_BASE=TRUE
- 21 SATA A D2R N == TP SATA A D2RN MAKE_BASE=TRUE

- 21 SATA RBIAS P == SATA RBIAS MAKE_BASE=TRUE
- 21 SATA RBIAS N == SATA RBIAS MAKE_BASE=TRUE

Placement note
Place within 12.7mm
from ball of SB

PATA Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT		OF
NONE	38		104




ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D

Page Notes

Power aliases required by this page:
 - =PP2V5_ENET
 - =GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Transformers should be mirrored on opposite sides of the board


Ethernet Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	42	104	



Yukon Power Control

Allows powering Yukon down during battery sleep to save power

When ENETPWR_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	3.3V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

When ENETPWR_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

Yukon Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	43	104	

PAGE NOTES

INPUT
 =PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
 =PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
 PCI_GNT3_L - PCI GRANT FROM SB
 PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
 PCI_RST_L - PCI RESET FROM SB
 FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT


PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
 PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
 FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
 FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
 FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT

PCI_REQ3_L - PCI REQUEST TO SB
 PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
 INT_PIRQD_L - INTERRUPT TO SB
 PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/18/2005 - FIRST REVISION OF PAGE
 6/22/2005 - BGA VERSION OF FW32306 ADDED
 6/22/2005 - CHANGED PIN 1 TO INT_PIRQD (PER ARCHITECTURAL DEFINITION)
 6/22/2005 - CHANGED PIN 11 TO PCI_PERR (PER ARCHITECTURAL DEFINITION)
 6/22/2005 - CHANGED REQ3_GNT TO REQ3_PERR (PER ARCHITECTURAL DEFINITION)
 6/22/2005 - ADDED CLK_PME - DOWN ON BS13 AND REMOVED CONNECTION TO PLT_RST_L
 6/22/2005 - REMOVED CLK_PME DIFF PAIR NAMES TO BE BE USE COMPLIANT
 6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
 6/22/2005 - CHANGED C4421 - REDUNDANT
 6/22/2005 - BEING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
 7/26/2005 - CONNECTED PIN E10 TO GND



CONNECT TO VDD FOR 3.3V OPERATION

CRITICAL
 U4400
 FW32306
 BGA
 OMIT

197S0178 3.2MMX2.5MM
 CRITICAL

NEED TO CHECK CRYSTAL LOAD CAPACITANCE

SPEC RECOMMENDS

MODE FOR EXTERNAL LINK

DUAL PORT DEVICES ARE POWER CLASS 4 ('100')
 SINGLE PORT DEVICES ARE POWER CLASS 0 ('000')

LOW = NOT BUS MANAGER
 LOW = PCI OPERATION

MANUFACTURING TEST PINS

THIS IS FROM ICH7M

FIREWIRE CONTROLLER
 SYNC_MASTER=(M42) SYNC_DATE=08/29/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	44	104	

Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWRSW (system supply for bus power)
 - =PP3V3_S0_FWPORTPWRSW


Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

www.laptop-schematics.com

Port Power Switch

FireWire Port Current Sense



www.laptop-schematics.com

FireWire Port Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT		OF
NONE	45		104

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_S5_FWLATEVG
 - =GND_CHASSIS_FW_PORT1


Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



"Snapback" & "Late VG" Protection




2nd TPA/TPB pair unused


3rd TPA/TPB pair unused

- FW_B TPBIAS == NC FW_B TPBIAS
- FW_B TPA P == NC FW_B TPAP
- FW_B TPA N == NC FW_B TPAN
- FW_B TPB P == NC FW_B TPBP
- FW_B TPB N == NC FW_B TPBN
- FW_C TPBIAS == NC FW_C TPBIAS
- FW_C TPA P == NC FW_C TPAP
- FW_C TPA N == NC FW_C TPAN
- FW_C TPB P == NC FW_C TPBP
- FW_C TPB N == NC FW_C TPBN

FW Power Class Strap
 Single-port system sets PC=0



Late-VG Protection Power



FireWire Ports
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT 46 OF 104		
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

Top-Case Connector



Camera Connector



Internal USB Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT		OF
NONE	49		104

www.laptop-schematics.com

Port Power Switch

Right USB Port




Place L5200, L5205 and L5206 across moat

www.laptop-schematics.com

External USB Connector
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT 52 OF 104		
NONE			

Left I/O Board Connector



Left I/O Board Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	55	104	

8

7

6

5

4

3


2

1


www.laptop-schematics.com

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard



PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



www.laptop-schematics.com

www.laptop-schematics.com

PCI-E Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	57	104	

8

7

6

5

4

3

2


1

UNUSED PINS HAVE THE FORMAT
 THEY ARE HERE BY SOFTWARE. THEY
 CAN BE LEFT UNCONNECTED.

8		7		6		5		4		3		2		1	
UNUSED PINS HAVE THE FORMAT THEY ARE HERE BY SOFTWARE. THEY CAN BE LEFT UNCONNECTED.															
<p>OMIT U5800 SMC_H8S2116 BGA (1 OF 4)</p>															
23	PM LAN ENABLE	B12	P10	P60/KIN0*	L13	62	SMC PM G2 EN	OUT							
23	SMC RSTGATE L	C13	P11	P61/KIN1*	L14	48 45 41 5	SMC ADAPTER EN	OUT							
26	ALL SYS PWRGD	A15	P12	P62/KIN2*	L15	27	SPI ARB	IN							
48	RSMRST_PWRGD	B14	P13	P63/KIN3*	K12	52 22	SPI SCLK	IN							
23	SMC_SB_NMI	B15	P14	P64/KIN4*	K13	52 22	SPI SI	IN							
23	PM_RSMRST_L	C14	P15	P65/KIN5*	K14	52 22	SPI SO	OUT							
57	IMVP_VR_ON	D12	P16	P66/IRQ6*/KIN6*	J12	48	SMC PROCHOT 3 3	L							
23	PM_PWRBTN_L	C15	P17	P67/IRQ7*/KIN7*	J13	48	SMC CPU INIT 3 3	L							
48	SMC_P20	D13	P20	P70/AN0	N12	51	SMC CPU ISENSE	IN							
48	SMC_P21	D14	P21	P71/AN1	R13	51	SMC CPU VSENSE	IN							
48	SMC_P22	D15	P22	P72/AN2	P13	51	SMC GPU ISENSE	IN							
48	SMC_P23	E12	P23	P73/AN3	R14	51	SMC GPU VSENSE	IN							
48 45 5	SMC_BATT_TRICKLE_EN	E14	P24	P74/AN4	P14	51	SMC DCIN ISENSE	IN							
48 45 5	SMC_BATT_CHG_EN	E15	P25	P75/AN5	R15	51	SMC PBUS VSENSE	IN							
48	SMC_P26	E13	P26	P76/AN6	N13	51	SMC BATT ISENSE	IN							
48	SMC_P27	F14	P27	P77/AN7	P15	51	SMC FWIRE ISENSE	IN							
56 49 21 5	LPC_AD<0>	D9	P30/LAD0	P80/PME*	C7	23	SMC WAKE SCI L	IN							
56 49 21 5	LPC_AD<1>	C9	P31/LAD1	P81/GA20	A7	48	SMC TPM GPIO	IN							
56 49 21 5	LPC_AD<2>	A9	P32/LAD2	P82/CLKRUN*	B7 56 49 48 21 5	PM_CLKRUN L	OUT								
56 49 21 5	LPC_AD<3>	B9	P33/LAD3	P83/LPCRUN*	D6 56 49 48 21 5	PM_SUS_STAT L	IN								
56 49 21 5	LPC_FRAME L	D8	P34/LFRAME*	P84/IRQ3*/TXD1	C6	48	SC TX L	OUT							
26	SMC_LRESET L	C8	P35/LRESET*	P85/IRQ4*/RXD1	A6	48	SC RX L	OUT							
36	PCI_CLK_SMC	A8	P36/LCLK	P86/IRQ5*/SCL1/SCL1	B6	27	SMB_BSB_CLK	IN							
56 49 21 5	INT_SERIRQ	D7	P37/SERIRQ	P90/IRQ2*	K4	51 48 43 5	SMC ONOFF L	IN							
48	SMC_XDP_TMS	A5	P40/TMIO	P91/IRQ1*	J2	48 45 5	SMC BC ACOK	IN							
48	SMC_SYS_LED_16B	B5	P41/TMO0	P92/IRQ0*	J1	64 48 5	SMC BS ALERT L	IN							
27	SMB_BSB_DATA	D5	P42/SDA1	P93/IRQ12*	J3	62 41 21	PM_SLP_S3 L	IN							
48	SMC_TPM_PP	C3	P43/TM11/EXSCK1	P94/IRQ13*	J4	62 39 21	PM_SLP_S4 L	IN							
48	SMC_XDP_TRST L	B1	P44/TM01	P95/IRQ14*	H2	48 23	PM_SLP_S5 L	IN							
48	SMC_XDP_TCK	C2	P45	P96/EXCL	H1	35	SMC_SUS_CLK	IN							
48	SMC_SYS_LED	D3	P46/PWX0/PWM0	P97/IRQ15*/SDA0	G2	27	SMB_0_S0_DATA	IN							
53	SMC_SYS_KBDLED	C1	P47/PWX1/PWM1												
49 48 5	SMC_TX L	G1	P50												
49 48 5	SMC_RX L	G4	P51												
27	SMB_0_S0_CLK	F2	P52/SCL0												

8		7		6		5		4		3		2		1	
UNUSED PINS HAVE THE FORMAT THEY ARE HERE BY SOFTWARE. THEY CAN BE LEFT UNCONNECTED.															
<p>OMIT U5800 SMC_H8S2116 BGA (2 OF 4)</p>															
21	SMC_RCIN L	R3	PA0/KIN8*/PA2DC	PR0	M3	48	SMC_CASE_OPEN	IN							
49 22 5	BOOT_LPC_SPI L	P3	PA1/KIN9*/PA2BD	PR1*/ETCK	M2	49 48 5	SMC_TCK	IN							
26 23 5	PM_SYSRST L	R2	PA2/KIN10*/PS2AC	PR2*/ETDI	M1	49 48 5	SMC_TDI	IN							
56 48	SMC_TPM_RESET L	N3	PA3/KIN11*/PS2AC	PR3*/ETDO	L4	49 48 5	SMC_TDO	OUT							
48 14	PM_EXITS L	R1	PA4/KIN12*/PS2BC	PR4*/ETMS	L2	49 48 5	SMC_TMS	IN							
23	PM_THRM L	N2	PA5/KIN13*/PS2BD	PF0/IRQ8*/PWM2	M7		SMC_PF0	48							
48 45 5	SYS_ONEWIRE	M4	PA6/KIN14*/PS2CC	PF1/IRQ9*/PWM3	P6		SMC_PF1	48							
23	PM_BATLOW L	N1	PA7/KIN15*/PS2CD	PF2/IRQ10*/TMOY	R6	48 43	SMC_LID	IN							
23	SMC_EXTSMI L	B10	PB0/LSMI*	PF3/IRQ11*/TMOX	N6	48	SMC_CPU_RESET 3 3	L							
23	SMC_RUNTIME_SCI L	A10	PB1/LSCI	PF4/PWM4	M6	45 5	SMC_BATT_ISET	IN							
36	SMC_ODD_DETECT	D10	PB2	PF5/PWM5	R5	48	SMC_BATT_VSET	IN							
51 5	ISENSE_CAL_EN	A11	PB3	PF6/PWM6	P5	45 5	SMC_SYS_ISET	IN							
48 45 5	SMC_EXCARD_CP	B11	PB4	PF7/PWM7	N5	48	SMC_SYS_VSET	IN							
45 5	SMC_EXCARD_PWR_EN	C11	PB5	PG0/EXIRQ8*/TMIX	P9	52 22	SPI_CE L	IN							
48	SMC_EXCARD_OC L	A12	PB6	PG1/EXIRQ9*/TM1Y	R9	48	SMC_XDP_TCK 3 3	IN							
48	SMC_XDP_TDO 3 3	D11	PB7	PG2/EXIRQ10*/SDA2	N9	27	SMB_BSA_DATA	IN							
54	SMC_FAN_0_CTL	G14	PC0/TIOCA0/WUE8*	PG3/EXIRQ11*/SCL2	P8	27	SMB_BSA_CLK	IN							
54	SMC_FAN_1_CTL	G15	PC1/TIOCB0/WUE9*	PG4/EXIRQ12*/EXSDAA	R8	27	SMB_A_S3_DATA	IN							
48	SMC_FAN_2_CTL	G13	PC2/TIOCC0/TCLKA/WUE10*	PG5/EXIRQ13*/EXSCLA	M8	27	SMB_A_S3_CLK	IN							
48	SMC_FAN_3_CTL	G12	PC3/TIOCD0/TCLKB/WUE11*	PG6/EXIRQ14*/EXSDAB	P7	27	SMB_B_S0_DATA	IN							
54	SMC_FAN_0_TACH	H14	PC4/TIOCA1/WUE12*	PG7/EXIRQ15*/EXSCLB	R7	27	SMB_B_S0_CLK	IN							
54	SMC_FAN_1_TACH	H15	PC5/TIOCB1/TCLKC/WUE13*	PH0/EXIRQ6*	E1	48	SMC_PROCHOT	OUT							
48	SMC_FAN_2_TACH	H13	PC6/TIOCA2/WUE14*	PH1/EXIRQ7*	F3	48	SMC_THRMTRIP	OUT							
48	SMC_FAN_3_TACH	H12	PC7/TIOCB2/TCLKD/WUE15*	PH2/FWE	K2	48	SMC_FWE	IN							
55	SMS_X_AXIS	M11	PD0/AN8	PH3/EXEXCL	C4	76 6 5	ALS_GAIN	IN							
55	SMS_Y_AXIS	P11	PD1/AN9	PH4	D4	48 21	SMS_INT L	OUT							
55	SMS_Z_AXIS	R11	PD2/AN10	PH5	B3	55	SMS_ONOFF L	OUT							
48	SMC_ANALOG_ID	N11	PD3/AN11												
48	SMC_NB_ISENSE	P10	PD4/AN12												
48	SMC_MEM_ISENSE	R10	PD5/AN13												
53	ALS_LEFT	N10	PD6/AN14												
53	ALS_RIGHT	M10	PD7/AN15												

8		7		6		5		4		3		2		1	
UNUSED PINS HAVE THE FORMAT THEY ARE HERE BY SOFTWARE. THEY CAN BE LEFT UNCONNECTED.															
<p>OMIT U5800 SMC_H8S2116 BGA (4 OF 4)</p>															
G3	NC0	NC12	E15												
H3	NC1	NC13	A14												
K3	NC2	NC14	C12												
L3	NC3	NC15	C10												
N4	NC4	NC16	C5												
M5	NC5	NC17	A3												
N7	NC6	NC18	B8												
M12	NC7	NC19	E4												
M13	NC8	NC20	H4												
L12	NC9	NC21	M9												
K15	NC10	NC22	N8												
J14	NC11														



SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	58	104	

SMC Reset Button / Brownout Detect




Silk: "SMC_RST"

SMC Crystal Circuit




Debug Power Button




Silk: "PWR_BTN"

SMC AVREF Supply




- SMC_CPU_INIT_3_3_L == FWH_INIT_L
- SMC_NB_ISENSE == SMC_P1V05S0_ISENSE
- SMC_MEM_ISENSE == SMC_P1V8S3_ISENSE
- PM_EXTTTS_L == DIMM_OVERTEMP_L
- SMC_SYS_LED == TP_SMC_SYS_LED
- SMC_ANALOG_ID == TP_SMC_ANALOG_ID
- SMC_BATT_VSET == TP_SMC_BATT_VSET
- SMC_SYS_VSET == TP_SMC_SYS_VSET
- SMC_FAN_2_CTL == TP_SMC_FAN_2_CTL
- SMC_FAN_2_TACH == TP_SMC_FAN_2_TACH
- SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- SMC_XDP_TCK == TP_SMC_XDP_TCK
- SMC_XDP_TDO_L == TP_SMC_XDP_TDO_L
- SMC_XDP_TMS == TP_SMC_XDP_TMS
- SMC_XDP_TRST_L == TP_SMC_XDP_TRST_L
- SMC_P20 == TP_SMC_P20
- SMC_P21 == TP_SMC_P21
- SMC_P22 == TP_SMC_P22
- SMC_P23 == TP_SMC_P23
- SMC_P26 == TP_SMC_P26
- SMC_P27 == TP_SMC_P27
- SMC_PF0 == TP_SMC_PF0
- SMC_PF1 == TP_SMC_PF1

SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting




- SMC_TPM_GPIO1 == TPM_GPIO1
- SMC_TPM_GPIO2 == TPM_GPIO2
- SMC_TPM_PP == TPM_PP
- SC_RX_L == SMC_RX_L
- SC_TX_L == SMC_TX_L
- SMC_EXCARD_OC_L == EXCARD_OC_L


- PP3V3_S5_SMC
- PP3V3_S3_TPM
- PP3V3_S3_SMS
- SMS_INT_L == R5930
- SMC_TPM_RESET_L == R5931
- SMC_ONOFF_L == R5932
- SMC_LID == R5933
- SMC_FWE == R5934
- SMC_TX_L == R5935
- SMC_RX_L == R5936
- ONEWIRE_PU == R5937
- SMC_BS_ALERT_L == R5938
- SMC_TMS == R5939
- SMC_TDO == R5940
- SMC_TDI == R5941
- SMC_TCK == R5942
- SMC_CPU_RESET_3_3_L == R5980
- SMC_XDP_TCK_3_3 == R5981
- SMC_XDP_TDO_3_3 == R5982
- SMC_BATT_TRICKLE_EN_L == R5943
- SMC_BATT_CHG_EN == R5944
- SMC_ADAPTER_EN == R5945
- SMC_CASE_OPEN == R5946
- SMC_BC_ACOK == R5947
- SMC_EXCARD_CP == R5948
- PM_SUS_STAT_L == R5983
- PM_SLP_S5_L == R5984

SMC PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



System (Sleep) LED Circuit




SMC Support
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	59	104	

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7155	A
SCALE	SHT	OF
NONE	60	104

GPU / Heat Pipe Thermal Sensor




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,0,1/16W,0402	C6120		HSTHMSNS_NOT

Right-Side/Fin Stack Thermal Sensor



CPU Back-Up Thermal Diode



Thermal Sensors


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	NONE	SHT	61 OF 104


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




FireWire Current Sense Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.8V S3 (Memory) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits




Current & Voltage Sensing

SYNC_MASTER=M1_MLB SYNC_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	NONE	SHT	62 OF 104





R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)
 R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

SPI BOOTROM
 SYNC_MASTER=MS SYNC_DATE=11/16/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT		OF
NONE	63		104

Right ALS Circuit

Left ALS Filter





Keyboard LED Driver



ALS Support
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT		OF
NONE	64		104

www.laptop-schematics.com



www.laptop-schematics.com

Fan Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	65	104	


www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com



Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:



M1 placement: Bottom-side

Sudden Motion Sensor (SMS)
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	66	104	

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



LAYOUT NOTE:
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM


SYNC_MASTER=M38 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	67	104	



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

CPU VCore Current Sense



$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$
 $V_{offset} = (V_{drp_offset} * K_{droop}) + V_{amp_offset}$
 $Gain = R_c / (R_a + R_b)$
 $V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$
 $V_{out @ 36A} = 2.44\text{V} - 2.60\text{V}$


IMVP6 CPU VCore Regulator

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7155	REV. A
	SCALE NONE	SHEET 75 OF 104	




PP5V S5 REG
 Vout = 4.98V
 8A max output
 (L7620 limit)


PP1V5 S0 REG
 Vout = 1.49V
 8A max output
 (L7660 & Q7660 limit)

Connect to RUNSS pins to control outputs.
 If unconnected, powers up with VIN.
 NOTE: Be aware of pull-ups to VIN on these signals.

5V S3 FET



5V S0 FET




5V / 1.5V Power Supply
 SYNC_MASTER=M1_MLB SYNC_DATE=01/05/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	NONE	SHT	76 OF 104


2.5V S3 Regulator




2.5V S0 FET



1.2V S3 Regulator



1.2V S0 FET



2.5V & 1.2V Regulators

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT		OF
NONE	77		104



1.8V Supply

SYNC_MASTER=M1_MLB SYNC_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7155	REV. A
	SCALE NONE	SHT 78	OF 104


Power Control Signals



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PGOOD Signals

=P5VP1V5_PGOOD	=TP_P5V_P1V5_PGOOD
=P1V8S3_PGOOD	=TP_P1V8S3_PGOOD
	MAKE_BASE=TRUE
	MAKE_BASE=TRUE

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation




3.3V G3Hot Supply & Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	REV.
NONE	80	104	



"S3AC" rail is ON in S3 on AC, OFF in S3 on battery

Power Aliases		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	81	104	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1


www.laptop-schematics.com

Left I/O Power Connector



www.laptop-schematics.com

Battery Connector (Digital Signals)



www.laptop-schematics.com

PBus-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	82	104	



ATI M56 PCI-E

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

GPU VCore Current Sense

GPU VCore Supply



Placement Note:
 Keep C8590, R8590,
 R8594 and R8597
 close to inductor.

Vout = 1.10V / 0.95V
 17A max output
 (Q8520 limit)


$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$

Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP voltage.
 NOTE: BBP tracks VDDC based on GPU voltage GPIO.



$$V_{out}(low) = 0.59V * (1 + R_a/R_b)$$


$$V_{out}(high) = 0.59V * (1 + R_a/R_{req})$$

$$R_{req} = R_b || R_c$$

For proper M56 power sequence, this pull-up must be powered before VCore
 Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)
 SI3446DV max Vgs is 1.6V
 Vin must be > 2.8V

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



$$V_{out} = -V_{in} * R_b / R_a$$

Recommended values:
 $R_a = V_{in} / 50 \mu A$
 $R_b = -V_{out} / 50 \mu A$

Vout = -0.55V
 125mA max output
 (Regulator limit)

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT 85 OF 104		
NONE			

Page Notes

Power aliases required by this page:


- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



ATI M56 Core Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	NONE	SHT	86 OF 104

Page Notes

Power aliases required by this page:
 - =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



ATI M56 Frame Buffer I/F

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7155	REV. A
	SCALE NONE	SHEET 87 OF 104	



ROMCFGID[3..0]
 0000 = 128MB
 0010 = 256MB
 0100 = 64MB
 0110 = Reserved

GPU GPIO 0	IPD	Serial ROM	TESTIN[0]	Misc	TX_PWRS_ENB
GPU GPIO 1	IPD		TESTIN[1]		TX_DEEMPH_EN
GPU GPIO 2		VDD_VCL	TESTIN[2]		Reserved
GPU GPIO 3			TESTIN[3]		Reserved
GPU GPIO 4	IPD		TESTIN[4]		DEBUG_ACCESS
GPU GPIO 5			TESTIN[5]		Reserved
GPU GPIO 6			TESTIN[6]		Reserved
GPU GPIO 7		ENA_BL	TESTIN[7]		GPU BLON
GPU GPIO 8		ROMSO	TESTWR		Reserved
GPU GPIO 9	IPD	ROMSI			ROMIDCFG[3]
GPU GPIO 10		ROMSCK	TESTOUT[8]		TP GPU GPIO 10
GPU GPIO 11	IPD		TESTOUT[9]		ROMIDCFG[0]
GPU GPIO 12	IPD		TESTOUT[10]		ROMIDCFG[1]
GPU GPIO 13	IPD		TESTOUT[11]		ROMIDCFG[2]
GPU GPIO 14			TESTIN[8]		NC GPU GPIO 14
GPU GPIO 15			TESTIN[9]	PWRCNTL	GPU VCORE LOW
GPU GPIO 16				SS_IN	GPU CLK27MSS IN
GPU GPIO 17				Thm Mon Int	NC GPU GPIO 17
GPU GPIO 18					NC GPU GPIO 18
GPU GPIO 19					NC GPU GPIO 19
GPU GPIO 20					NC GPU GPIO 20
GPU GPIO 21					NC GPU GPIO 21
GPU GPIO 22					NC GPU GPIO 22
GPU GPIO 23					NC GPU GPIO 23
GPU GPIO 24					GPU MEM_256M
GPU GPIO 25					NC GPU GPIO 25
GPU GPIO 26					NC GPU GPIO 26
GPU GPIO 27					GPU MEMID
GPU GPIO 28					NC GPU GPIO 28
GPU GPIO 29					NC GPU GPIO 29
GPU GPIO 30					NC GPU GPIO 30
GPU GPIO 31					NC GPU GPIO 31
GPU GPIO 32					NC GPU GPIO 32
GPU GPIO 33					NC GPU GPIO 33
GPU GPIO 34					NC GPU GPIO 34

Renamed signals

GPU CLK27M == GPU XTALIN


Unused signals

NC GPU XTALOUT	NO_TEST=TRUE	GPU XTALOUT
NC ATI ROMCS L	NO_TEST=TRUE	TP ATI ROMCS L
NC FB A MA12	NO_TEST=TRUE	TP FB A MA12
NC FB B MA12	NO_TEST=TRUE	TP FB B MA12
NC GPU GENERICA	NO_TEST=TRUE	GPU GENERICA
NC GPU GENERICB	NO_TEST=TRUE	GPU GENERICB
NC GPU GENERICC	NO_TEST=TRUE	GPU GENERICC
NC GPU VGA R	NO_TEST=TRUE	GPU VGA R
NC GPU VGA G	NO_TEST=TRUE	GPU VGA G
NC GPU VGA B	NO_TEST=TRUE	GPU VGA B
TP GPU VGA HSYNC		GPU VGA HSYNC
TP GPU VGA VSYNC		GPU VGA VSYNC
NC GPU TV Y	NO_TEST=TRUE	GPU TV Y
NC GPU TV C	NO_TEST=TRUE	GPU TV C
NC GPU TV COMP	NO_TEST=TRUE	GPU TV COMP
NC LVDS U DATAP<3>	NO_TEST=TRUE	LVDS U DATA P<3>
NC LVDS U DATAN<3>	NO_TEST=TRUE	LVDS U DATA N<3>
NC LVDS L DATAP<3>	NO_TEST=TRUE	LVDS L DATA P<3>
NC LVDS L DATAN<3>	NO_TEST=TRUE	LVDS L DATA N<3>
NC ATI DVPCLK	NO_TEST=TRUE	ATI DVPCLK
NC ATI DVPCNTL<2..0>	NO_TEST=TRUE	ATI DVPCNTL<2..0>
NC ATI DVPDATA<15..0>	NO_TEST=TRUE	ATI DVPDATA<15..0>

Required for debug access

TP ATI DVPDATA<23..16> == ATI DVPDATA<23..16>

Also required: GPIO10 - GPIO13



GPU Straps

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.


GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
 - =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
 (NONE)



ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	91	104	


Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

www.laptop-schematics.com



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	93	104	

LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	73 75
	VGA	VGA	GPU_G2	73 75
	VGA	VGA	GPU_B2	73 75
	LVDS	LVDS	LVDS_U_CLK_P	73 77
	LVDS	LVDS	LVDS_U_CLK_N	73 77
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	73 77
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	73 77
	LVDS	LVDS	LVDS_L_CLK_P	73 77
	LVDS	LVDS	LVDS_L_CLK_N	73 77
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	73 77
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	73 77
	LVDS	LVDS	LVDS_U_CLK_CONN_P	74 77
	LVDS	LVDS	LVDS_U_CLK_CONN_N	74 77
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>	74 77
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>	74 77
	LVDS	LVDS	LVDS_L_CLK_CONN_P	74 77
	LVDS	LVDS	LVDS_L_CLK_CONN_N	74 77
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>	74 77
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>	74 77
	TMDS	TMDS	TMDS_CLK_P	73 75 82
	TMDS	TMDS	TMDS_CLK_N	73 75 82
	TMDS	TMDS	TMDS_DATA_P<5..3>	73 75 82
	TMDS	TMDS	TMDS_DATA_N<5..3>	73 75 82
	TMDS	TMDS	TMDS_DATA_P<2..0>	73 75 82
	TMDS	TMDS	TMDS_DATA_N<2..0>	73 75 82



INVERTER INTERFACE



Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT 94 OF 104		
NONE			

TMDS Filtering

Place series R's and common-mode filters close to GPU, common mode chokes near connector.



VGA SYNC BUFFERS




PLACE U9750 & U9751 CLOSE TO DVI CONNECTOR

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
	TMDS	TMDS	TMDS_CLK_R_P 75
	TMDS	TMDS	TMDS_CLK_R_N 75
	TMDS	TMDS	TMDS_DATA_R_P<5..0> 75
	TMDS	TMDS	TMDS_DATA_R_N<5..0> 75
	TMDSCONN	TMDSCONN	TMDS_CLK_F_P 75 82
	TMDSCONN	TMDSCONN	TMDS_CLK_F_N 75 82
	TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..0> 75 82
	TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..0> 75 82

ANALOG FILTERING




PLACE CLOSE TO CONNECTOR



DVI INTERFACE


DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



Isolation required for DVI power switch

3V LEVEL SHIFTERS



External Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A

Left ALS Connector



Bluetooth (M13P), IR & SATA HDD Flex Connector



M1 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT	OF	
NONE	98	104	

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.



LVDS Interface Pull-downs

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7155	A
SCALE	SHT	OF
NONE	99	104

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	
FSB_ADDR2ADDR	*	=2:1_SPACING	
FSB_ADSTB	*	=3:1_SPACING	
FSB_ADDR2ADSTB	*	=3:1_SPACING	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	
FSB_DATA2DATA	*	=2:1_SPACING	
FSB_DSTB	*	=3:1_SPACING	
FSB_DATA2DSTB	*	=3:1_SPACING	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	
CPU_COMP	*	25 MIL	
CPU_GTLREF	*	25 MIL	
CPU_ITP	*	=2:1_SPACING	
CPU_VCCSENSE	*	25 MIL	

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	
MEM_CTRL2CTRL	*	=2:1_SPACING	
MEM_CTRL2MEM	*	=3:1_SPACING	
MEM_CMD2CMD	*	=1.5:1_SPACING	
MEM_CMD2MEM	*	=3:1_SPACING	
MEM_DATA2DATA	*	=1.5:1_SPACING	
MEM_DATA2MEM	*	=3:1_SPACING	
MEM_DQS2MEM	*	=3:1_SPACING	
MEM_2OTHER	*	25 MIL	

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CLK	MEM_CMD	*	MEM_CMD2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

Need to support MEM*-style wildcards!

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	
DMI	*	20 MIL	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	
SATA	*	20 MIL	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=1.8:1_SPACING	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2	*	=4:1_SPACING	
USB2_2CLK	*	25 MIL	

DG says minimum spacing 50 mils to clocks

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	
SPI	*	=1.8:1_SPACING	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	
CLK_PCIE	*	20 MIL	
CLK_MED	*	20 MIL	
CLK_SLOW	*	10 MIL	

Napa Platform Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	NONE	SHT	101 OF 104

GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35S_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FB_ADCTRL	*	=2.5:1_SPACING	
FB_CLK	*	=2.5:1_SPACING	
FB_DATA	*	=2.5:1_SPACING	

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.
 CTRL lines are 55-ohm single-ended impedance.
 DQ/DQM/DQS lines are 40-ohm single-ended impedance.

NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.
 NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"
 SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	=3:1_SPACING	
TMDS	*	=3:1_SPACING	
VGA	*	15 MIL	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS_PAIR2PAIR	*	25 MIL	
TMDS_PAIR2PAIR	*	25 MIL	

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.
 LVDS and TMDS pairs should be kept at least 25 mils apart.
 Ground shields can be used around each pair if spacing cannot be met.
 VGA should be routed as close to 75-ohms single-ended impedance as possible.
 VGA signals should be kept at least 15 mils from other traces.
 Ground shields recommended around VGA signals.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"
 SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET	*	=3:1_SPACING	
FW	*	=3:1_SPACING	

note

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	


More System Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7155	A
		SHT	OF
		102	104



M1 Net Properties
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7155	A
SCALE	SHT		OF
NONE	104		104