

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SCHEM, MLB, MBP17

## PVT 12/18/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
0.1		521911	Proto Release	?	?
				DATE	DATE

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(MASTER)	(MASTER)
3	3	Power Block Diagram	(MASTER)	(MASTER)
4	4	Power Block Diagram	N/A	N/A
5	5	BOM Configuration	N/A	N/A
6	6	Revision History	N/A	N/A
7	7	Functional / ICT Test	MASTER	MASTER
8	8	Power Aliases	(MASTER)	(MASTER)
9	9	Signal Aliases	MASTER	MASTER
10	10	CPU FSB	M87_MLB	08/28/2007
11	11	CPU Power & Ground	M87_MLB	08/28/2007
12	12	CPU Decoupling & VID	M87_MLB	08/28/2007
13	13	eXtended Debug Port (XDP)	T9_NOME	01/22/2007
14	14	NB CPU Interface	T9_NOME	01/25/2007
15	15	NB PEG / Video Interfaces	T9_NOME	03/19/2007
16	16	NB Misc Interfaces	T9_NOME	01/25/2007
17	17	NB DDR2 Interfaces	T9_NOME	01/25/2007
18	18	NB Power 1	T9_NOME	01/25/2007
19	19	NB Power 2	T9_NOME	01/25/2007
20	20	NB Grounds	T9_NOME	01/25/2007
21	21	NB Standard Decoupling	MASTER	MASTER
22	22	NB Graphics Decoupling	M87_MLB	08/28/2007
23	23	SB Enet, Disk, FSB, LPC	T9_NOME	01/25/2007
24	24	SB PCI, PCIe, DMI, USB	M87_MLB	08/28/2007
25	25	SB Pwr Mgt, GPIO, Clink	M87_MLB	08/28/2007
26	26	SB Power & Ground	T9_NOME	01/25/2007
27	27	SB Decoupling	MASTER	MASTER
28	28	SB Misc	M87_MLB	08/28/2007
29	29	Clock (CK505)	T9_NOME	01/25/2007
30	30	Clock Termination	M87_MLB	08/28/2007
31	31	DDR2 SO-DIMM Connector A	M87_MLB	08/28/2007
32	32	DDR2 SO-DIMM Connector B	M87_MLB	08/28/2007
33	33	Memory Active Termination	(MASTER)	(MASTER)
34	34	Left I/O Board Connector	(MASTER)	(MASTER)
35	37	Ethernet (Yukon)	T9_NOME	01/25/2007
36	38	Yukon Power Control	T9_NOME	03/19/2007
37	39	Ethernet Connector	M87_MLB	08/28/2007
38	40	FireWire Link (TSB83AA22)	M87_MLB	08/28/2007
39	41	FireWire PHY (TSB83AA22)	M87_MLB	08/28/2007
40	42	FireWire Port Power	M87_MLB	08/28/2007
41	43	FireWire Ports	M87_MLB	08/28/2007
42	44	PATA Connector	MASTER	MASTER
43	46	External USB Connector	MASTER	MASTER
44	47	Left Clutch Barrel Interconnect	M87_MLB	08/28/2007
45	49	SMC	M87_MLB	08/28/2007

Page	(.csa)	Contents	Sync	Date
46	50	SMC Support	M87_MLB	10/15/2007
47	51	LPC+ Debug Connector	M87_MLB	08/28/2007
48	52	SMBus Connections	(MASTER)	(MASTER)
49	53	Current & Voltage Sensing	M87_MLB	08/28/2007
50	54	Current Sensing	MASTER	MASTER
51	55	Thermal Sensors	M87_MLB	08/28/2007
52	56	Fan Connectors	M87_MLB	08/28/2007
53	57	Current & Thermal Sensors	M87_LIO	11/06/2007
54	58	ALS Support	M87_MLB	08/28/2007
55	59	Sudden Motion Sensor (SMS)	M87_MLB	08/28/2007
56	61	SPI BootROM	T9_NOME	01/25/2007
57	69	DC-In & Battery Connectors	(MASTER)	(MASTER)
58	70	Power FETs	M87_MLB	08/28/2007
59	71	IMVP6 CPU VCore Regulator	MASTER	MASTER
60	73	5V / 3.3V Power Supply	MASTER	MASTER
61	74	1.25V / 1.05V Power Supply	M87_MLB	08/28/2007
62	75	1.8V DDR2 Supply	M87_MLB	08/28/2007
63	76	1.5V Power Supply	MASTER	MASTER
64	77	FW PHY Power Supplies	M87_MLB	08/28/2007
65	78	3.425V G3Hot Supply & Power Control	M87_MLB	09/26/2007
66	79	PBus Supply & Batt. Charger	MASTER	MASTER
67	80	NV G84M PCI-E	M87_MLB	08/28/2007
68	81	NV G84M Core/FB Power	M87_MLB	08/28/2007
69	82	NV G84M Frame Buffer I/F	M87_MLB	08/28/2007
70	84	GDDR3 Frame Buffer A (Top)	M87_MLB	08/28/2007
71	85	GDDR3 Frame Buffer B (Top)	M87_MLB	08/28/2007
72	86	NV G84M GPIO/MIO/Misc	M87_MLB	08/28/2007
73	87	GPU Straps	M87_MLB	08/28/2007
74	88	NV G84M Video Interfaces	M87_MLB	08/28/2007
75	89	GPU (G84M) Core Supply	M87_MLB	09/26/2007
76	90	LVDS Display Connector	MASTER	MASTER
77	91	GDDR3 Frame Buffer A (Bot)	M87_MLB	08/28/2007
78	92	GDDR3 Frame Buffer B (Bot)	M87_MLB	08/28/2007
79	93	1.8V FB Power Supply	MASTER	MASTER
80	94	DVI Display Connector	MASTER	MASTER
81	96	Project Specific Connectors	(MASTER)	(MASTER)
82	98	LCD Backlight Support	M87_LIO	12/06/2007
83	100	CPU/FSB Constraints	T9_NOME	01/25/2007
84	101	NB Constraints	T9_NOME	01/25/2007
85	102	Memory Constraints	T9_NOME	01/25/2007
86	103	SB Constraints (1 of 2)	T9_NOME	01/25/2007
87	104	SB Constraints (2 of 2)	T9_NOME	01/25/2007
88	105	Clock & SMC Constraints	M87_MLB	08/28/2007
89	106	FireWire Constraints	T9_NOME	01/25/2007



Page	(.csa)	Contents	Sync	Date
90	107	GPU (G84M) Constraints	M87_MLB	10/02/2007
91	108	Project Specific Constraints	M87_MLB	08/28/2007
92	109	PCB Rule Definitions	M87_MLB	10/03/2007


# ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7431	1	SCHEM, MLB, MBP17	SCH	CRITICAL	
820-2262	1	PCBFB, MLB, MBP17	PCB	CRITICAL	

DRAWING  
TITLE=MLB  
ABBREV=DRAWING  
LAST MODIFIED=Tue Dec 18 15:43:01 2007

DIMENSIONS ARE IN MILLIMETERS		METRIC		 <b>APPLE INC.</b>	
XX :	_____	DRAPTR	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	
 THIRD ANGLE PROJECTION		DRAWING NUMBER		REV. A.0.0	
		051-7431		SHT 1 OF 92	



### System Block Diagram


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHEET 2	OF 92

# M88 POWER SYSTEM ARCHITECTURE



**SIGNAL DELAY TIME**

IMVP_VR_ON	99ms
SOPWRGD_OK	200ms
VR_PWRGOOD_DELAY	7ms

**POWER ON SEQUENCE LIST**

PWR/RST STATUS	STEP
G3H POWER ON	01-04
S5 POWER ON	01, 05-09
S3 POWER ON	10-13
S0 SYSTEM POWER ON	14-18
S0 CPU POWER ON	17, 19-24
PLATFORM, CPU RESET	25-27

**STEP 06 (S5 POWER STATUS) TRUTH TABLE**

NO AC/BATTERY	L(S5 OFF)
BATTERY ONLY	L(S5 OFF)
ACIN WITH/WITHOUT BATTERY	H(S5 ON)
BATTERY ONLY, PRESS PWR BUTTON	H(S5 ON)

**Power Block Diagram**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

### Power Block Diagram

SYNC\_MASTER=N/A SYNC\_DATE=N/A

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	4	92

## BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9092	PCBA, 2.6GHZ, 512VRAM-HY, M88	M88_COMMON, CPU_2_6GHZ, FB_512_HYNIX, EEE_Z3K
630-9093	PCBA, 2.6GHZ, 512VRAM-SAM, M88	M88_COMMON, CPU_2_6GHZ, FB_512_SAMSUNG, EEE_Z3L
630-9225	PCBA, 2.5GHZ, 512VRAM-HY, M88	M88_COMMON, CPU_2_5GHZ, FB_512_HYNIX, EEE_ZVN
630-9228	PCBA, 2.5GHZ, 512VRAM-SAM, M88	M88_COMMON, CPU_2_5GHZ, FB_512_SAMSUNG, EEE_ZVX

## BOM Groups

BOM GROUP	BOM OPTIONS
M88_COMMON	COMMON, ALTERNATE, M88_COMMON1, M88_COMMON2, M88_DEBUG, M88_PROGPARTS
M88_COMMON1	BKLT_5V_PWR, ISL9504B, ONEWIRE_PU, GPUVID_1P23V
M88_COMMON2	PLV8S3_1V8, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN
M88_DEBUG	SMC_DEBUG_NO, XDP, LPCPLUS
M88_PROGPARTS	BOOTROM_PROG, SMC_PROG

BOM GROUP	BOM OPTIONS
FB_256_SAMSUNG	VRAM4, VRAM_16M, VRAM_SAMSUNG, VRAM_256_SAMSUNG
FB_256_HYNIX	VRAM4, VRAM_16M, VRAM_HYNIX, VRAM_256_HYNIX
FB_512_SAMSUNG	VRAM8, VRAM_16M, VRAM_SAMSUNG, VRAM_512_SAMSUNG
FB_512_HYNIX	VRAM8, VRAM_16M, VRAM_HYNIX, VRAM_512_HYNIX

## Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3K]	CRITICAL	EEE_Z3K
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3L]	CRITICAL	EEE_Z3L
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZVW]	CRITICAL	EEE_ZVW
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZVX]	CRITICAL	EEE_ZVX

## Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3559	1	IC, PDC, SR, PRQ, 2.6G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_6GHZ
337S3560	1	IC, PDC, SR, PRQ, 2.5G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_5GHZ
338S0509	1	IC, GPU, NV, G84M, BGA	U8000	CRITICAL	
338S0432	1	IC, NB, CRESTLINE, GM, CO, PRQ, ROHS-SPECIAL, 965PM	U1400	CRITICAL	
338S0434	1	IC, SB, ICH8M, BL, PRQ, BGA	U2300	CRITICAL	
353S1651	1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48	U7100	CRITICAL	ISL9504B
359S0130	1	IC, SLG2AP101, LW PWR CLK GEN, CK505, QFN68	U2900	CRITICAL	
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	

338S0274	1	IC, SMC, HS8/2116	U4900	CRITICAL	SMC_BLANK
341S2194	1	IC, SMC, DEVELOPMENT, M88	U4900	CRITICAL	SMC_PROG
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK
341S2192	1	IC, EFI ROM, DEVELOPMENT, M87	U6100	CRITICAL	BOOTROM_PROG

333S0423	4	IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0423	8	IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0424	4	IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0424	8	IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX

## Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
157S0011	157S0030		ALL	See alt to TCM/BTech negotiation
138S0603	138S0602		ALL	Match alt to memory 256M negotio
353S1681	353S1294		ALL	SI alternate to BCL1041
376S0543	376S0466		ALL	See alternate to BCL1041 B462
152S0683	152S0276		ALL	See Legend alternate to BCL1041
104S0024	104S0017		ALL	Alternate alternate to Option
128S0083	128S0165		ALL	alternate to BCL1041 from Range 104P 12
128S0113	128S0160		ALL	alternate to BCL1041 from Range 104P 15
128S0115	128S0150		ALL	alternate to BCL1041 from Range 104P 15
128S0122	128S0157		ALL	alternate to BCL1041 from Range 104P 15
128S0057	128S0147		ALL	alternate to BCL1041 from Range 104P 15
128S0056	128S0175		ALL	alternate to BCL1041 from Range 104P 15
376S0448	376S0445		ALL	21788888 for PDR200

## BOM Configuration

SYNC\_MASTER=N/A SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	5	92

Proto:

See earlier schematics for info about releases 0.0.1 - 4.0.0

EVT:

5.0.0:  
08/03/07 -- Page 5: Removed Q4690 BOM table entry. BOM table is on CSA pg. 46  
6.0.0 & 5.1.0:  
08/10/07 -- Synced to M87 MLB label 4.3.0  
08/10/07 -- Page 3: Revised power block diagram.  
08/10/07 -- Page 10-12: Updated U1000 CPU part number to reflect latest Penryn pin-out.  
08/10/07 -- Page 37: T3900,T3901 magnetics changed to 157S0053.  
08/10/07 -- Page 65: Changed L7810 3.425V G3 Hot inductor to 152S0301. R7070 changed from 100K to 10K.  
6.1.0:  
08/14/07 -- Synced to M87 MLB label 5.1.0  
08/14/07 -- Page 49: Changed Q5322 to SOT23 part same as M87.  
08/14/07 -- Page 75: Changed GPU VID pull up/downs to 2.2K ohms.  
6.2.0:  
08/16/07 -- Removed Rev B Silego clock chip as alternate.  
08/16/07 -- Page 51: Temp Sensors: Changed U5500 and U5570 to EMC1043-1 APN 353S1947.  
7.0.0:  
08/17/07 -- Page 48: Changed SMBus SMC "A" pull ups R5270 and R5271 to 3.3K to improve rise time on SCL..  
7.1.0:  
08/22/07 -- Page. 9,34: Added GPIOs to support iPhone headset. ICH8 GPIO 22 IPHS\_SW\_BIAS\_EN\_L routes to JJ3400.63  
08/22/07 -- Page. 9,34: Removed R3410 and R3411. ICH8 GPIO 2 IPHS\_SW\_INT routes to JJ3400.65  
08/22/07 -- Synced M87 MLB label 6.2.0  
08/22/07 -- Page 51: Temp sensors: Added R5501,R5502,R5571,R5572 pull ups on U5500 and U5570.  
08/22/07 -- Page 61: R7455 changed to 7.5K to change max load current margin on PPIV05.  
08/22/07 -- Page 90: Changed frame buffer net physical type to GDDR3\_50SE.  
08/22/07 -- Synced M87 LIO label 1.5.0  
08/22/07 -- Page 66: U7901 voltage follower changed from OPA333 to OPA705.  
08/22/07 -- Page 82: Changed L9891,L9893,L9894 to 155S0220  
7.2.0:  
08/23/07 -- Page 5: Changed CPU parts to ES2, B1 for EVT  
08/23/07 -- Page 9: IPHS\_SW\_BIAS\_EN\_L now connected to SB\_SLOAD (GPIO 38).  
08/23/07 -- Synced M87 MLB label 6.5.0  
08/23/07 -- Page 50: Current Sensors: Changed U5410 and U5440 to MAX4245 Changed R5413 and R5443 to 0.005 ohm resistors.  
08/23/07 -- Page 91: Added diff pair properties to new current sensor pairs.  
08/23/07 -- Synced M87 LIO label 1.7.0  
08/23/07 -- Page 66: Changed U7901 to MAX4245. Changed F7902 to 740S0055.  
08/23/07 -- Page 82: Add BOMOPTION OMIT to RX9892.  
8.0.0:  
08/24/07 -- Page 25: Added NO STUFF to R2552 (was pull up on SB GPIO38 which is now used on IPHS).  
08/24/07 -- Page 59: CPU Vcore supply changes per characterization Changed L7100 and L7101 to 152S0624. Changed C7134 to 0.01uF 132S0042.  
8.1.0:  
08/24/07 -- Synced M87 MLB label 8.2.0  
Page 5,75: Changed BOM option to GPUVID\_LP23V  
Page 73: Changed R5491 and R5493 to 6.81K to allow full resolution of GPUVCORE current sense  
Page 50: Adding C5411,C5412,C5441,C5442 feedback caps for current sense op amps  
Page 66: Changed R7920 to halogen free 107S0110.  
8.2.0:  
08/29/07 -- Synced m87\_mlb CSA pgs. Major release label name : m87\_mlb\_051-7413\_8.2.0  
08/29/07 -- Changed net physical and net spacing to CRT\_50S on these signals NB\_CLK100M\_DPLSS\_P/N NB\_CLK96M\_DOT\_P/N  
8.3.0:  
08/29/07 -- Changed the following filters to 155S0371 for supply issues: pg. 43 L4600 pg. 44 FL4735 pg. 76 L9010,L9011  
08/29/07 -- pg. 80 L9460,L9464,L9468,L9476,L9480,L9484  
8.4.0:  
08/30/07 -- Changed the orientation on these filters to match layout: pg. 43 L4600 pg. 76 L9010,L9011  
9.0.0:  
08/30/07 -- RFA 529050 EVT Release of Schematic BOM and PCBF  
9.1.0:  
BOM Changes only  
09/04/07 -- Page 5: Added alternate sources for these parts:  
09/04/07 -- 152S0683 is the Mag layers alternate for Dale/Vishay inductors.  
09/04/07 -- 128S0164 is the Kemet alternate to Sanyo caps  
09/04/07 -- 104S0023 is the Panasonic alternate to Cynotec resistors  
09/04/07 -- Page 50: Changed R5425 and R5435 to 104S0023.  
10.0.0:  
09/06/07 -- HF capacitor substitution, with halogen parts as alternates. pg. 5 Alternates BOM table updates.  
11.0.0:  
09/11/07 -- Page 57: Removed NO STUFF from DZ6960 (377S0044), ESD diode on BATT\_POS per Chris.  
09/11/07 -- Page 5: Removed alternate to 128S0164 Kemet 220uF tantalum cap at C7540 and C7541.  
09/11/07 -- Added BOM variants and EEE codes for 2.5GHz:  
09/11/07 -- 630-9225: ZVW PCBA,2.5GHZ,512VRAM-HY,M88  
09/11/07 -- 630-9228: ZVX PCBA,2.5GHZ,512VRAM-SAM,M88  
09/11/07 -- Page 62: Removed OMIT property and BOM option table to make C7540 and C7541 only 128S0073.  
09/11/07 -- Page 82: LCD Backlight Added OMIT properties and BOM option table to change these beads to 155S0220: L9891,L9893,L9894

DVT:

11.1.0:  
09/12/07 --Page 66: Swapped U7901 pins 1 and 3 signals (positive and negative inputs).  
11.2.0:  
09/26/07 -- Synced M\* & MLB label 10.2.0  
09/26/07 -- Page 50 & 75: GPUVCORE: Current sense to use IMVP6 IMON + Non-inverting Opamp removed R8992,C8992  
09/26/07 -- Page 65: Changed C7860 to 0.0047uF (radar://5468257  
12.0.0:  
09/28/07 -- Removed BOM tables and OMIT BOM options from HF capacitor substitution, with halogen parts as alternates.  
09/28/07 -- Synced M87 MLB label 10.3.0  
09/28/07 -- Page 50: updating GPUVcore current sense resistor values for gain of 4.83  
12.0.0:  
10/01/07 -- Synced M87 LIO label 9.0.0 Added R9810  
10/01/07 -- Synced M87 LIO label 7.0.0  
10/01/07 -- <rdar://problem/5493576> M87/M88 MLB/LED: LED driver current mirror can not be disabled + power sequencing issue  
<rdar://problem/5510696> TASK: M87 LIO changes to support LED board  
10/01/07 -- Page 5: Added 376S0448 as alternate for 376S0445.  
13.0.0:  
10/05/07 -- Page 5: Removed HDCP ROM. Removed U8770, R8770,R871, C8770.  
10/05/07 -- Page 75: GPU Vcore supply: Changed L8920 from 152S0525 to 152S0697.Dale 0.9uH 27A inductor has smaller pad size than Vishay IHLP4040.  
13.1.0:  
10/09/07 -- Synced m87\_mlb label Change 72968 Page 5: Changed Module parts for new Penryn APNs.  
10/09/07 -- Page 93: <rdar://problem/5525486> M87/88 1V8 FB DC converter transient response improve/BOM change  
10/09/07 -- R9308 change to 40.2k, 0402, 1%; C9308 change to 680pF, 0402, 10V, 10% C9307 change to 68pF, 0402, 10V, 10%

DVT (cont):

14.0.0:  
10/12/07 -- Page 81: Added FL9600 155S0372 to multi-touch trackpad power and GND.  
10/12/07 -- Synced M87\_MLB label: 12.1.0  
10/12/07 -- Page 46: Changed to new Sleep LED circuit Deleted, Q5032,R5032,R5030 Added, C5030 Changed Q5030 to new LED Driver IC  
10/12/07 -- Synced M\* & LIO label: 10.0.0  
10/12/07 -- Changed R9807 to 5.1k Changed C9807 to 0.1uF Changed R9809 to 200k  
14.1.0:  
10/19/07 -- Synced M87\_MLB label: 12.2.0 Page 50: Named unnamed net on Q5030.  
10/19/07 -- Page 69: NO STUFF battery positive terminal varistor DZ6960  
14.5.0:  
10/24/07 -- Page 43: Changed L4605 ferrite bead to 155S0329 for lower DCR.  
10/24/07 -- Page 57: Changed DZ6960-DZ6963 to 377S0068. These are NO STUFFs.  
10/24/07 -- Page 90: Graphics constraint changed all GDDR3\_46SE constraints back to GDDR3\_50SE.  
16.0.0:  
11/01/07 -- Page 53: Changed U5750 TMP102 to RevE part 353S2039 with old part 353S1807 as alternate.  
11/01/07 -- Page 59: CPU Vcore power supplychange C7134 to 0.022uF 132S0102 per Dayu  
17.0.0:  
11/06/07 -- Page 25: Removed NO STUFF BOM option from R2552, pull up on SB GPIO38.  
11/06/07 -- Synced M87\_LIO label 14.0.0 pg. 82 Changed C9805 to 2.2uF for LED power sequencing.  
PVT:  
18.0.0:  
12/10/07 -- Page 98: Changed R9808 to 200K, R9809 to 100K, C9802 to 0.033uF, C9807 to 0.33uF to improve Q9806 Vgs and sequencing  
18.1.0:  
12/12/07 -- Page 5: Updated CPUs to PRQ parts, removed XDP\_CONN and GPU\_TMP401 bom options and changed to SMC\_DEBUG\_NO for PVT  
12/12/07 -- Page 50: Removed ST SIL driver and returned to EVT's BJT-driven current source  
12/12/07 -- Page 98: Changed C9805 to actual 2.2uF part (removed table entry)  
18.2.0:  
12/13/07 -- Page 13: NO STUFFed R1330/R1331 since the LVDS\_CTRL\_DATA/CLK lines are grounded  
18.3.0:  
12/16/07 -- Page 54: Added C8992/R8992 to provide differential sense option  
A.0.0:  
12/18/07 -- Release as Rev A

D

D

C

C

B

B

A

A

Revision History		
SYNC_MASTER=N/A	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT	OF
	NONE	6	92

# Functional Test Points

## Fan Connectors

FUNC_TEST		
TRUE	PP5V_S0	7 8 27 42 47 48 52 54 58 59 65 80 81 89
TRUE	FAN_LT_PWM	52
TRUE	FAN_LT_TACH	52
TRUE	FAN_RT_PWM	52
TRUE	FAN_RT_TACH	52

## LPC+ Debug Connector

FUNC_TEST		
TRUE	PP3V42_G3H	8 28 43 45 46 47 48
TRUE	PP5V_S0	7 8 27 42 47 48 52 54 58 59 65 80 81 89
TRUE	LPC_AD<0>	23 45 47
TRUE	LPC_AD<1>	23 45 47
TRUE	LPC_FRAME_L	23 45 47
TRUE	PM_CLKRUN_L	25 45 47
TRUE	PCI_FW_GNT_L	24 38 47 87
TRUE	SMC_TMS	45 46 47
TRUE	DEBUG_RESET_L	28 47
TRUE	SMC_TRST_L	45 47
TRUE	SMC_TDO	45 46 47
TRUE	SMC_MD1	45 47
TRUE	SMC_TX_L	43 45 46 47
TRUE	FWH_INIT_L	47
TRUE	PCI_CLK33M_LPCPLUS	30 47 88
TRUE	LPC_AD<2>	23 45 47
TRUE	LPC_AD<3>	23 45 47
TRUE	INT_SERIRQ	25 45 47
TRUE	PM_SUS_STAT_L	25 45 46 47
TRUE	SMC_TDI	45 46 47
TRUE	SMC_TCK	45 46 47
TRUE	SMC_RESET_L	45 46 47
TRUE	SMC_NMI	45 47
TRUE	SMC_RX_L	43 45 46 47
TRUE	LINDACARD_GPIO	25 47

## Left ALS

FUNC_TEST		
TRUE	ALS_GAIN	34 45 54
TRUE	LTALS_OUT	34 54
TRUE	GND	

## Thermal Diode Connectors

FUNC_TEST		
TRUE	HSTHMSNS_D_P	51 91
TRUE	HSTHMSNS_D_N	51 91
TRUE	RSFSTHMSNS_D_P	51 91
TRUE	RSFSTHMSNS_D_N	51 91
TRUE	CEUTHMSNS_D2_P	51 91
TRUE	CEUTHMSNS_D2_N	51 91

## System Validation TPs

FUNC_TEST		
TRUE	CPU_PWRGD	10 13 23 83
TRUE	CPU_DPSLP_L	7 10 23 83
TRUE	PM_DPRSLLPVR	16 25 59 83
TRUE	CPU_DPSLP_L	7 10 23 83
TRUE	PM_LAN_ENABLE	25 45
TRUE	PCI_RST_L	24 28
TRUE	PM_RSMRST_L	25 45
TRUE	PM_SB_PWRCK	9 25 28
TRUE	SB_RTC_RST_L	23 28
TRUE	PM_STPCPU_L	25 29 30
TRUE	PM_STPPCI_L	25 29 30
TRUE	VR_PWRGD_CLKEN	25 28
TRUE	VR_PWRGD_DELAY	9 16 28 59
TRUE	FSB_CPURST_L	10 13 14 83
TRUE	FSB_CPUSLP_L	10 14 83
TRUE	FSB_DPWR_L	10 14 83
TRUE	NB_SB_SYNC_L	16 25
TRUE	PM_BMBUSY_L	16 25

## Battery Digital Connector

FUNC_TEST		
TRUE	SMC_BS_ALERT_L	45 46 57
TRUE	SMBUS_SMC_BSA_SCL	45 48 57 88
TRUE	SMBUS_SMC_BSA_SDA	45 48 57 88
TRUE	BATT_POS	57 66
TRUE	GND	
TRUE	GND (HOST_DETECT_L)	

## Left I/O Power Connector

FUNC_TEST		
TRUE	PP18V5_DCIN	87 Request for 2 test points
TRUE	PPBUS_G3H	82 89 Request for 3 test points
TRUE	GND	

Request for at least 10 GND test points  
NOTE: 10 additional GND test points are called out separately in these notes.

## RTC Battery Connector

FUNC_TEST		
TRUE	PPVBATT_G3_RTC	28
TRUE	GND	

## Current Sense Calibration

FUNC_TEST		
TRUE	ISENSE_CAL_EN	45 49
TRUE	PP5V_S0	7 8 27 42 47 48 52 54 58 59 65 80 81 89
TRUE	PPVCORE_S0_CPU	8 11 12 2 TPs per
TRUE	PPVCORE_GPU	8 49 68 75 2 TPs per
TRUE	GND	

6 TPs, 2 with each of above TP pairs

## Left Clutch Barrel Connector

FUNC_TEST		
TRUE	PP5V_S3_CAMERA_F	44
TRUE	USB_CAMERA_F_N	44 91
TRUE	USB_CAMERA_F_P	44 91

## Other Func Test Points

FUNC_TEST		
TRUE	PM_SYSRST_L	25 28 45
TRUE	SMC_ONOFF_L	45 46 81

# ICT Test Points

## CPU FSB NO\_TESTS

MAKE BASE	NO_TEST	
TRUE	FSB_A_L<31..3>	10 14 83
TRUE	FSB_ADS_L	10 14 83
TRUE	FSB_ADSTB_L<1..0>	10 14 83
TRUE	FSB_BNR_L	10 14 83
TRUE	FSB_BREQ0_L	10 14 83
TRUE	FSB_D_L<63..0>	10 14 83
TRUE	FSB_DBSY_L	10 14 83
TRUE	FSB_DINV_L<3..0>	10 14 83
TRUE	FSB_DRY_L	10 14 83
TRUE	FSB_DSTB_L_N<3..0>	10 14 83
TRUE	FSB_DSTB_L_P<3..0>	10 14 83
TRUE	FSB_HIT_L	10 14 83
TRUE	FSB_HITM_L	10 14 83
TRUE	FSB_LOCK_L	10 14 83
TRUE	FSB_REQ_L<4..0>	10 14 83
TRUE	NC_CPU_RSVD5	NC_CPU_RSVD5 7 10

## NB NO\_TESTS

MAKE BASE	NO_TEST	
TRUE	NC_NB_NC<1..16>	TP_NB_NC<1..16> 16
TRUE	NC_NB_RSVD<26..27>	TP_NB_RSVD<26..27> 16
TRUE	NC_NB_RSVD<24>	TP_NB_RSVD<24> 16

## Backlight Connector

FUNC_TEST		
TRUE	BKLT_PWR	81 82
TRUE	BKLT_GND	81 82
TRUE	BKLT_P5V_EN	81 82
TRUE	BKLT_PWM	81 82
TRUE	GND	

## IR & Sleep LED Connector


FUNC_TEST		
TRUE	PP5V_S3	8 44 46 58 81
TRUE	USB_IR_N	24 81 86
TRUE	USB_IR_P	24 81 86
TRUE	SYS_LED_ANODE	46 81
TRUE	GND	

## Functional / ICT Test


SYNC\_MASTER=MASTER SYNC\_DATE=MASTER

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	7	92



### Power Aliases

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	8	92



8

7

6

5

4

3

2

1

86 24 9	TP_USB_EXTDN MAKE_BASE=TRUE	==	TP_USB_EXTDN	9 24 86
86 24 9	TP_USB_EXTRDP MAKE_BASE=TRUE	==	TP_USB_EXTRDP	9 24 86
28 25 9 7	PM_SB_PWROK MAKE_BASE=TRUE	==	PM_SB_PWROK	7 9 25 28
59 28 16 9 7	VR_PWRGOOD_DELAY MAKE_BASE=TRUE	==	VR_PWRGOOD_DELAY	7 9 16 28 59
88 67 30 29 9	PEG_CLK100M_GPU_P MAKE_BASE=TRUE	==	PEG_CLK100M_GPU_P	9 29 30 67 88
88 67 30 29 9	PEG_CLK100M_GPU_N MAKE_BASE=TRUE	==	PEG_CLK100M_GPU_N	9 29 30 67 88
55 45 9	SMC_SMS_INT MAKE_BASE=TRUE	==	SMC_SMS_INT	9 45 55
23 9	TP_EXTGPU_PWR_EN MAKE_BASE=TRUE	==	TP_EXTGPU_PWR_EN	9 23
34 25 9	IPHS_SW_BIAS_EN_L MAKE_BASE=TRUE	==	IPHS_SW_BIAS_EN_L	9 25 34
34 24 9	IPHS_SW_INT MAKE_BASE=TRUE	==	IPHS_SW_INT	9 24 34
66 46 45 9	SMC_ENRGYSTR_LDO_EN MAKE_BASE=TRUE	==	SMC_ENRGYSTR_LDO_EN	9 45 46 66
31 9	TP_MEM_A_A<15> MAKE_BASE=TRUE	==	TP_MEM_A_A<15>	9 31
32 9	TP_MEM_B_A<15> MAKE_BASE=TRUE	==	TP_MEM_B_A<15>	9 32
82 28 24 9 7	PLT_RST_L	==	PLT_RST_L	7 9 24 28 82
82 73 72 9	GPU_BL_PWM	==	GPU_BL_PWM	9 72 73 82
82 73 72 9	GPU_BKLT_EN	==	GPU_BKLT_EN	9 72 73 82

D

D

C

C

B


B

A

A


### Thermal Module Holes

All holes are plated through holes with two exceptions:




- GND\_CHASSIS\_RIGHT\_FAN\_NOTCH (to the left of small well on lower board edge near USB)
- GND\_CHASSIS\_BATTCONN\_HOLE (to the left of DIMM cutout near board edge)


### Chassis GNDS




### Digital Ground




### Frame holes



### RAM door (Torx) holes



Chassis connection to be made at the mounting hole east of the LVDS connector



### Signal Aliases

SYNC\_MASTER=MASTER SYNC\_DATE=MASTER

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	9	92

8

7

6


5

4

3

2

1



LAYOUT NOTE:  
 COMPO,2 CONNECT WITH ZO=27.4OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".  
 COMPL,3 CONNECT WITH ZO=55OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".


**CPU FSB**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	92
NONE	10		



**CPU Power & Ground**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT 11 OF 92		
NONE			


### CPU VCORE HF AND BULK DECOUPLING




### CPU VCORE VID CONNECTIONS



### VCCP (CPU I/O) DECOUPLING



### VCCA (CPU AVdd) DECOUPLING



### CPU Decoupling & VID

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	12	92


8 7 6 5 4 3 2 1

D

D

# Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



C

C

B

B

← Direction of XDP module  
Please avoid any obstructions on even-numbered side of J1300

A


A

8 7 6 5 4 3 2 1

eXtended Debug Port (XDP)  
SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/22/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT 13 OF 92		
NONE			



OMIT

U1400  
CRESTLINE

FCBGA

(1 OF 10)

HOST

**NB CPU Interface**

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	14	92	

LVDS Disable

Can leave all signals NC if LVDS is not implemented. Tie VCC\_TX\_LVDS and VCCA\_LVDS to GND.

If SDVO is used, VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

Note: SR DG says to tie LVDS\_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx\_DAC and TVx\_RTN to GND. Must power all TVDAC rails. VCCA\_TVx\_DAC and VCCA\_DAC\_BG can share filtering with VCCA\_CRT\_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA\_CRT.

CRT & TV-Out Disable



Tie TVx\_DAC, TVx\_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT\_TVO\_IREF to GND. Can tie the following rails to GND: VCCA\_CRT\_DAC, VCCA\_DAC\_BG, VCCA\_TVx\_DAC, VCCD\_CRT, VCCD\_QDAC and VCC\_SYNC.

NOTE: Must keep VDDC\_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT\_DDC\_\*, L\_CTRL\_\*, L\_DDC\_\*, SDVO\_CTRL\_\* and TV\_DCONSELx to GND.

Tie DPLL\_REF\_CLK and DPLL\_REF\_SSCLK to GND. Tie DPLL\_REF\_CLK\* and DPLL\_REF\_SSCLK\* to VCC (VCore). Tie VCCA\_DPLLA and VCCA\_DPLLB to VCC (VCore). Tie VCC\_AXG and VCC\_AXG\_NCTF to GND. Leave GFX\_VID<3..0> and GFX\_VR\_EN as NC.



SDVO Alternate Function

SDVO\_TVCLKIN#
SDVO\_INT#
SDVO\_FLDSTALL#

SDVO\_TVCLKIN
SDVO\_INT
SDVO\_FLDSTALL

SDVOB\_RED#
SDVOB\_GREEN#
SDVOB\_BLUE#
SDVOB\_CLKN
SDVOC\_RED#
SDVOC\_GREEN#
SDVOC\_BLUE#
SDVOC\_CLKN

SDVOB\_RED
SDVOB\_GREEN
SDVOB\_BLUE
SDVOB\_CLKP
SDVOC\_RED
SDVOC\_GREEN
SDVOC\_BLUE
SDVOC\_CLKP

NB PEG / Video Interfaces

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

Table with columns: SIZE (D), DRAWING NUMBER (051-7431), REV. (A.0.0), SCALE (NONE), SHEET (15 OF 92)



### NB Misc Interfaces

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-7431	REV.	A.0.0
SCALE	NONE	SHT	16	OF	92






**NB DDR2 Interfaces**

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	17	92	




NCTF balls are Not Critical To Function  
 These connections can break without impacting part performance.

**NB Power 1**  
 SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT 18 OF 92		
NONE			


Current numbers from Crestline EDS, doc #21749.



Current numbers from Crestline EDS, doc #21749.

**NB Power 2**  
 SYNC\_MASTER=T9\_NOME    SYNC\_DATE=01/25/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHEET 19	OF 92



Crestline Thermal Diode Pins  
 Mainly for investigation. If not used,  
 alias these nets directly to GND.

**NB Grounds**  
 SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHEET 20	OF 92



**NB Standard Decoupling**

SYNC\_MASTER=MASTER SYNC\_DATE=MASTER




**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	REV.
NONE	21	92	

Current numbers from Crestline EDS, doc #21749.

# Crestline LVDS Strapping



22 15	NC LVDS BKLT CTL	==	NC LVDS BKLT CTL	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
22 15	NC LVDS BKLT EN	==	NC LVDS BKLT EN	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
22 15	NC LVDS VDD EN	==	NC LVDS VDD EN	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 22 15	NC LVDS IBG	==	NC LVDS IBG	15 22 84
	MAKE_BASE=TRUE		NO_TEST=TRUE	
22 15	NC LVDS VBG	==	NC LVDS VBG	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 22 15	NC LVDS A CLKN	==	NC LVDS A CLKN	15 22 84
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 22 15	NC LVDS A CLKP	==	NC LVDS A CLKP	15 22 84
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 22 15	NC LVDS B CLKN	==	NC LVDS B CLKN	15 22 84
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 22 15	NC LVDS B CLKP	==	NC LVDS B CLKP	15 22 84
	MAKE_BASE=TRUE		NO_TEST=TRUE	
22 15	NC LVDS A DATAN<0>	==	NC LVDS A DATAN<0>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 15	LVDS A DATA N<1>	==	NC LVDS A DATAN<1>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 15	LVDS A DATA N<2>	==	NC LVDS A DATAN<2>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
22 15	NC LVDS A DATAP<0>	==	NC LVDS A DATAP<0>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 15	LVDS A DATA P<1>	==	NC LVDS A DATAP<1>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 15	LVDS A DATA P<2>	==	NC LVDS A DATAP<2>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
22 15	NC LVDS B DATAN<0>	==	NC LVDS B DATAN<0>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 15	LVDS B DATA N<1>	==	NC LVDS B DATAN<1>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 15	LVDS B DATA N<2>	==	NC LVDS B DATAN<2>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
22 15	NC LVDS B DATAP<0>	==	NC LVDS B DATAP<0>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 15	LVDS B DATA P<1>	==	NC LVDS B DATAP<1>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
84 15	LVDS B DATA P<2>	==	NC LVDS B DATAP<2>	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
22 15	NC LVDS VREFH	==	NC LVDS VREFH	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
22 15	NC LVDS VREFL	==	NC LVDS VREFL	15 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
22 16	TP GFX VID<1>	==	TP GFX VID<1>	16 22
	MAKE_BASE=TRUE		NO_TEST=TRUE	
16	GFX VID<2>	==	TP GFX VID<2>	
	MAKE_BASE=TRUE			
16	GFX VID<3>	==	TP GFX VID<3>	
	MAKE_BASE=TRUE			
16	GFX VID<4>	==	TP GFX VID<4>	
	MAKE_BASE=TRUE			
22 16	TP GFX VR EN	==	TP GFX VR EN	16 22
	MAKE_BASE=TRUE			

**NB Graphics Decoupling**  
 SYNC\_MASTER=M87\_MLB      SYNC\_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	22	92	

Current numbers from Crestline EDS Addendum, doc #20127.



Pin	Signal	Component	Value	Notes
27	PP1V5_S0_SB_VCC1_5_B	R2310	8.2K	
28	PP3V3_G3_SB_RTC	R2311	10K	
28	SB_RTC_X1	R2300	332K	
28	SB_RTC_X2	R2301	332K	
28	SB_RTC_RST_L	R2302	24.9	
28	SB_SM_INTRUDER_L	R2303	24.9	
33	HDA_BIT_CLK	R2313	33	
33	HDA_SYNC	R2314	33	
33	HDA_RST_L	R2315	33	
33	HDA_SDOUT	R2316	33	
AG25	RTCX1			
AE24	RTCX2			
AE23	RTCRST*			
AD22	INTRUDER*			
AE25	INTVRMEN			
AD21	LAN100_SLP			
B24	GLAN_CLK			
D22	LAN_RSTSYNC			
C21	LAN_RXD0			
B21	LAN_RXD1			
C22	LAN_RXD2			
D21	LAN_TXD0			
E20	LAN_TXD1			
C20	LAN_TXD2			
AH21	GLAN_DOCK*/GPIO13			
D25	GLAN_COMPI			
C25	GLAN_COMPO			
AJ16	HDA_BIT_CLK INT PD			
AJ15	HDA_SYNC INT PD			
AE14	HDA_RST*			
AJ17	HDA_SDIN0 INT PD			
AH17	HDA_SDIN1 INT PD			
AH15	HDA_SDIN2 INT PD			
AD13	HDA_SDIN3 INT PD			
AE13	HDA_SDOUT INT PD			
AE10	HDA_DOCK_EN*/GPIO33			
AG14	HDA_DOCK_RST*/GPIO34			
AF10	SATALED* INT PU			
AF6	SATA0RXN			
AF5	SATA0RXP			
AH5	SATA0TXN			
AH6	SATA0TXP			
AG3	SATA1RXN			
AG4	SATA1RXP			
AJ4	SATA1TXN			
AJ3	SATA1TXP			
AF2	SATA2RXN			
AF1	SATA2RXP			
AE4	SATA2TXN			
AE3	SATA2TXP			
AB7	SATA_CLKN			
AC6	SATA_CLKP			
AG1	SATARBIAS*			
AG2	SATARBIAS			

HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDs
HDA_SDOUT	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD


**SB Enet, Disk, FSB, LPC**  
 SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	REV.
NONE	23	92	




NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.



**SB PCI, PCIe, DMI, USB**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





U2300 ICH8M BGA (4 OF 6)

Pin	Signal	Function
86 48 34 32 31 29	SMBUS SB SCL	SMBCLK
86 48 34 32 31 29	SMBUS SB SDA	SMBDATA
86 48	TP_CLINK WLAN RESET L	LINKALERT*
86 48	SMBUS SB ME SCL	SMLINK0
86 48	SMBUS SB ME SDA	SMLINK1
25	PM RI L	RI*
47 46 45 7	PM SUS_STAT L	SUS_STAT*/LPCPD*
45 28 7	PM_SYSRST L	SYS_RESET*
16 7	PM_BMBUSY L	BMBUSY*/GPIO0
47 25 7	LINDACARD GPIO	SMBALERT*/GPIO11
		AE20 STP_PCI*/GPIO15
		AG18 STP_CPU*/GPIO25
		AH11 CLKRUN*/GPIO32
		AE17 WAKE*
		AF12 SERIRQ
		AC13 THRM*
28 7	VR_PWRGD CLKEN	VRMPWRGD
		AJ22 TP7
38 25	PCI PME FW L	TACH1/GPIO1
25	SB_GPIO6	TACH2/GPIO6
		AH9 TACH3/GPIO7
		AE16 GPIO8
25	LAN PHYPC	AC19 GPIO12
28 25	EXTGPU_RST L	AG8 TACH0/GPIO17
		AH12 GPIO18
		AE11 GPIO20 INT PD
		AG10 SCLOCK/GPIO22
25	SATA_B_PWR_EN L	AH25 QRT_STATE0/GPIO27
25	FWH_MFG_MODE	AD16 QRT_STATE1/GPIO28
29	SB_SATA_CLKREQ L	AG13 SATACLKREQ*/GPIO35
34 9	IPHS_SW_BIAS_EN L	AE9 SLOAD/GPIO38
		AJ11 SDATAOUT0/GPIO39
		AD10 SDATAOUT1/GPIO48
		AD9 SPKR INT PD
16 7	NB_SB_SYNC L	AJ13 MCH_SYNC*
		AJ21 TP3 INT PU

Test access required for XOR chain testing.

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3\_S0M, PP3V3\_S0MWOL, PP1V8\_S3M, PP1V25\_S0M, PP1V05\_S0M, PP0V9\_S3M and PP0V9\_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION  
 PM\_LAN\_ENABLE must remain deasserted until VccCL3\_3, VccLAN3\_3 and VccLAN1\_05 have been up for at least 1ms.


**SB Pwr Mgt, GPIO, Clink**

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	92
NONE	25		




Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


NOTE:  
VccHDA and VccSusHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.  
Current figures provided assume 1.5V.



**SB Power & Ground**  
 SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHT 26	OF 92	SIZE	DRAWING NUMBER	REV.
			D	051-7431	A.0.0





### SB Decoupling

SYNC\_MASTER=MASTER SYNC\_DATE=MASTER


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	27	92	

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

Coin-Cell Connector




RTC Power Sources




NOTE: R2800 and D2805 form the double-fault protection for RTC battery.

Platform Reset Connections


Unbuffered




SB RTC Crystal




System Reset "Button"




VRMPWRGD Inverter




PWROK Circuit



PCI Reset Connections



CPU VCore ForcePSI



SB Misc


SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	28	92



NEED TO CHECK CAP VALUE

One 0.1uF per power pin (place at pin).  
One 10uF cap per rail.

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-
1	27M	27M w/SS	SRC_0+	SRC_0-

(For Internal Graphics)  
(For External Graphics)

(\*) CLKREQ# internal pull-ups/downs only on SLG2AP101, not SLG8LP537.

**Clock (CK505)**

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	29	92	

# CLK Termination




(Note: HOST/SRC/GFX clock termination removed. Silago SL8GLP536 or equiv. support only)

## CK505 Configuration Straps

FCT\_SEL (GFX clock select)



FS\_A, FS\_B, FS\_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.



(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

## CLKREQ Controls




Silego SLG2AP101 has internal pull-ups on all CLKREQ# pins. Support for SLG8LP537 or equiv. only. NB and SATA CLKREQs are not remappable (and thus are not shown here).

## GPU Clock Gating



## Unused Clocks




## Clock Termination

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT 30 OF 92	

# Page Notes

Power aliases required by this page:  
 - =PP1V8\_S3M\_MEM\_A  
 - =PP0V9\_S3M\_MEM\_DIMMVREFA  
 - =PPSPD\_S0M\_MEM\_A (2.5V - 3.3V)


Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL  
 - =I2C\_SODIMMA\_SDA

BOM options provided by this page:  
 (NONE)

"Factory" (thru-hole) slot

## DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	31	92



# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3M\_MEM\_B  
 - =PP0V9\_S3M\_MEM\_DIMMVREFB  
 - =PPSPD\_S0M\_MEM\_B (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMB\_SCL  
 - =I2C\_SODIMMB\_SDA

BOM options provided by this page:  
 (NONE)

"Expansion" (surface-mount) slot


## DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	32	92	





8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors  
Ensure CS\_L and ODT resistors are close to SO-DIMM connector



**Memory Active Termination**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	33	92	

8

7

6

5


4

3

2

1

# Left I/O Board Connector



Pull-up on LIO, FETs to GND on MLB

**Left I/O Board Connector**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT		OF
NONE	34		92


# Page Notes

Power aliases required by this page:  
 - =PP3V3\_ENET\_PHY (EC / Ultra)  
 - =PP1V8R2V5\_ENET\_PHY (2.5V / 1.8V)  
 - =YUKON\_EC\_PP2V5\_ENET (2.5V / GND)  
 - =PP1V2\_ENET\_PHY


Signal aliases required by this page:  
 - =ENET\_CLKREQ\_L (NC/TP for Yukon EC)  
 - =ENET\_VMAIN\_AVLBLE (See note by pin)

BOM options provided by this page:  
 YUKON\_EC - Selects Yukon EC RSET value.  
 YUKON\_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.



GND  
 Yukon EC: Alias to PP1V8R2V5\_ENET\_PHY\_AVDD, add 1x 0.1uF & 1x 0.001uF caps  
 Yukon Ultra: Alias to GND



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, SO8	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC


To support Yukon EC and Ultra on the same board:

- Alias =YUKON\_EC\_PP2V5\_ENET to PP1V8R2V5\_ENET\_PHY\_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5\_ENET\_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET\_CLKREQ\_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON\_ULTRA)
- Use YUKON\_EC and YUKON\_ULTRA BOMOPTIONS to select stuffed part

**Ethernet (Yukon)**  
 SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# ENET Enable Generation

"ENET" = "S0" || ("S3" && "AC" && "WOL\_EN")  
 NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.




# 3.3V ENET FET

CRITICAL  
 Q3810  
 NTR4101P  
 SOT-23


# WLAN Enable Generation

"WLAN" = "S0" || ("S3" && "AC" && "WOW\_EN")  
 NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.




# Yukon AVDDL LDO

1.9V for Yukon Ultra, 2.5V for Yukon EC  
 Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES,31.6K,1%,1/16W,402,LF	R3855		YUKON_EC

# Yukon Crystal




## Yukon Power Control

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/19/2007

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	36	92


# Page Notes

Power aliases required by this page:  
 - =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Transformers should be mirrored on opposite sides of the board




**Ethernet Connector**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	REV.
NONE	37	92	




**FireWire Link (TSB83AA22)**

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	38	92	



**FireWire PHY (TSB83AA22)**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHEET 39	OF 92


# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S5\_FWPWSW (system supply for bus power)  
 - =PP3V3\_FW\_LATEVG\_ACTIVE  
 - =PPVP\_FW\_SUMNODE (power passthru summation node)

Signal aliases required by this page:  
 (NONE)



BOM options provided by this page:  
 - FW\_PORT\_FAULT\_PU

## FireWire Port Power Switch



## Current Limit/Active Late-VG Protection

### Late-VG Event Detection



Current Limits  
 0.020 ohm => 2.4A  
 0.025 ohm => 2A  
 0.030 ohm => 1.66A (Ideal)  
 0.033 ohm => 1.5A


MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

### FireWire Port Power

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	40	92



# Page Notes

Power aliases required by this page:  
 - =PPVP\_FW\_PORT0  
 - =PPVP\_FW\_PORT1  
 - =PP3V3\_FW\_LATEVG  
 - =GND\_CHASSIS\_FW\_PORT0L  
 - =GND\_CHASSIS\_FW\_PORT0U  
 - =GND\_CHASSIS\_FW\_PORT1  
 - =GND\_CHASSIS\_FW\_EMI\_R

Signal aliases required by this page:  
 (NONE)  
 NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


## FireWire PHY Config Straps

Configures PHY for:




- 2-port Portable Power Class (4) PP3V3 FW
- Port "0" Data-Strobe only (1394A) PP3V3 FW
- Port "1" Bilingual (1394B) GND

## Termination

Place close to FireWire PHY




## Late-VG Protection Power




**FireWire Ports**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	92
NONE	41		

# IDE (ODD) Connector



## Unused SATA Ports



**PATA Connector**

SYNC\_MASTER=MASTER SYNC\_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT		OF
NONE	42		92

D

D

C

C


B

B


A

A


### Port Power Switch



### Right USB Port



### USB/SMC Debug Mux



### External USB Connector

SYNC\_MASTER=MASTER SYNC\_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 43	OF 92

# Left Clutch Barrel Interconnect



Left Clutch Barrel Interconnect  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT 44 OF 92		
NONE			

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C

B


A

D

C

B

A



PLACEMENT\_NOTE=Place R4999 close to U4900 pins N14,N15  
 PLACEMENT\_NOTE=Place C4920 close to U4900 pins N14,N15

PLACEMENT\_NOTE=Place C4907 close to U4900 pin F1

NOTE: SMS Interrupt can be active high or low, rename net accordingly.  
 If SMS interrupt is not used, pull up to SMC rail.


OMIT U4900 SMC_H8S2116 (1 OF 4)		OMIT U4900 SMC_H8S2116 (2 OF 4)		OMIT U4900 SMC_H8S2116 (4 OF 4)	
P60/KIN0*	L13	PM G2 EN	60 65	PE0	M3
P61/KIN1*	L14	SMC ADAPTER EN	60 65	PE1*/ETCK	M2
P62/KIN2*	L15	TP SMC P62	46	PE2*/ETDI	M1
P63/KIN3*	K12	TP SMC P63	46	PE3*/ETDO	L4
P64/KIN4*	K13	TP SMC P64	46	PE4*/ETMS	L2
P65/KIN5*	K14	PM LAN PWRGD	46	PF0/IRQ8*/PWM2	M7
P66/IRQ6*/KIN6*	J12	SMC PROCHOT 3 3 L	46	PF1/IRQ9*/PWM3	P6
P67/IRQ7*/KIN7*	J13	SMC P67	46	PF2/IRQ10*/TMOY	R6
P70/ANO	N12	SMC CPU ISENSE	49	PF3/IRQ11*/TMOX	N6
P71/AN1	R13	SMC CPU VSENSE	49	PF4/PWM4	M6
P72/AN2	P13	SMC GPU ISENSE	49	PF5/PWM5	R5
P73/AN3	R14	SMC GPU VSENSE	49	PF6/PWM6	P5
P74/AN4	P14	SMC DCIN ISENSE	49	PF7/PWM7	N5
P75/AN5	R15	SMC PBUS VSENSE	49	PG0/EXIRQ8*/TMIX	P9
P76/AN6	N13	SMC BATT ISENSE	49	PG1/EXIRQ9*/TMIX	R9
P77/AN7	P15	SMC NB 1V25 ISENSE	49	PG2/EXIRQ10*/SDA2	N9
P80/PME*	C7	SMC WAKE SCI L	13 25	PG3/EXIRQ11*/SCL2	R8
P81/GA20	A7	TP SMC P81	46	PG4/EXIRQ12*/EXSDAA	R8
P82/CLKRUN*	B7	PM CLKRUN L	7 25 47	PG5/EXIRQ13*/EXSCLA	M8
P83/LPCPD*	D6	PM SUS_STAT L	7 25 46 47	PG6/EXIRQ14*/EXSDAB	P7
P84/IRQ3*/TXD1	D8	SMC TX L	7 43 45 46 47	PG7/EXIRQ15*/EXSCLB	R7
P85/IRQ4*/RXD1	A6	SMC RX L	7 43 45 46 47	PH0/EXIRQ6*	E1
P86/IRQ5*/SCK1/SCL1	R6	(OC) SMBUS SMC MGMT_SCL	48 55 88	PH1/EXIRQ7*	F3
P90/IRQ2*	K4	SMC ONOFF L	7 46 47	PH2/FWE	K2
P91/IRQ1*	J2	SMC BC ACOK	34 46 57 66	PH3/EXEXCL	C4
P92/IRQ0*	R5	SMC BS ALRT L	7 46 57	PH4	D4
P93/IRQ12*	J3	PM SLP_S3 L	7 25 34 43 58 62 65	PH5	B3
P94/IRQ13*	J4	PM S4 STATE L	7 25 34 43 58 65		
P95/IRQ14*	H2	PM SLP_S5 L	7 25 46		
P96/EXCL	H1	SUS_CLK_SB	25 46		
P97/IRQ15*/SDA0	G2	(OC) SMBUS SMC 0 S0 SDA	48 51 74 88		

OMIT U4900 SMC_H8S2116 (4 OF 4)		OMIT U4900 SMC_H8S2116 (4 OF 4)	
NC G3	NC0	NC12	E15 NC
NC H3	NC1	NC13	A14 NC
NC K3	NC2	NC14	C12 NC
NC L3	NC3	NC15	C10 NC
NC M3	NC4	NC16	C5 NC
NC N3	NC5	NC17	A3 NC
NC P3	NC6	NC18	BB NC
NC Q3	NC7	NC19	E4 NC
NC R3	NC8	NC20	H4 NC
NC S3	NC9	NC21	M9 NC
NC T3	NC10	NC22	BB NC
NC U3	NC11		


SMC  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	92
NONE	45		


SMC Reset "Button" / Brownout Detect



SMC Crystal Circuit Debug Power "Button"




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381278		ALL	Interail ISL60002-33

System (Sleep) LED Circuit




- TP\_SMC\_FAN\_2\_CTL == TP\_SMC\_FAN\_2\_CTL
- TP\_SMC\_FAN\_2\_TACH == TP\_SMC\_FAN\_2\_TACH
- TP\_SMC\_FAN\_3\_CTL == TP\_SMC\_FAN\_3\_CTL
- TP\_SMC\_FAN\_3\_TACH == TP\_SMC\_FAN\_3\_TACH
- TP\_SMC\_GFX\_OVERTEMP\_L == TP\_SMC\_GFX\_OVERTEMP\_L
- TP\_SMC\_GFX\_THROTTLE\_L == TP\_SMC\_GFX\_THROTTLE\_L
- TP\_SMC\_BATT\_VSET == TP\_SMC\_BATT\_VSET
- TP\_SMC\_SYS\_VSET == TP\_SMC\_SYS\_VSET
- TP\_SMC\_P14 == TP\_SMC\_P14
- TP\_SMC\_P20 == TP\_SMC\_P20
- TP\_SMC\_P21 == TP\_SMC\_P21
- TP\_SMC\_P22 == TP\_SMC\_P22
- TP\_SMC\_P23 == TP\_SMC\_P23
- TP\_SMC\_P26 == TP\_SMC\_P26
- TP\_SMC\_P27 == TP\_SMC\_P27
- TP\_SMC\_P43 == TP\_SMC\_P43
- TP\_SMC\_P44 == TP\_SMC\_P44
- TP\_SMC\_P46 == TP\_SMC\_P46
- TP\_SMC\_P62 == TP\_SMC\_P62
- TP\_SMC\_P63 == TP\_SMC\_P63
- TP\_SMC\_P64 == TP\_SMC\_P64
- TP\_SMC\_P81 == TP\_SMC\_P81
- TP\_SMC\_PF0 == TP\_SMC\_PF0
- TP\_SMC\_PF1 == TP\_SMC\_PF1

SMC FSB to 3.3V Level Shifting




- SMC\_EXCARD\_OC\_L == EXCARD\_OC\_L
- SUS\_CLK\_SB == SUS\_CLK\_SB
- SMC\_ENRGYSTR\_LDO\_EN == SMC\_ENRGYSTR\_LDO\_EN

LAN PWRGD Circuit



S5 Rail PWRGD Circuit




- SMC\_PA0 == R5091 100K
- SMC\_PA1 == R5092 100K
- SMC\_PB0 == R5093 100K
- SMC\_ONOFF\_L == R5070 10K
- SMC\_LID == R5071 100K
- SMC\_FWE == R5072 10K
- SMC\_TX\_L == R5073 10K
- SMC\_RX\_L == R5074 100K
- SMC\_P67 == R5094 10K
- SMC\_P63 == R5081 10K
- SMC\_P60 == R5096 10K
- SMC\_PH4 == R5082 10K
- SMC\_BATT\_TRICKLE\_EN\_L == R5083 10K
- SMC\_BATT\_CHG\_EN == R5084 10K
- SMC\_ADAPTER\_EN == R5085 10K
- SMC\_CASE\_OPEN == R5086 10K
- SMC\_BC\_ACOK == R5087 470K
- SMC\_EXCARD\_CP == R5088 10K
- PM\_SUS\_STAT\_L == R5089 100K
- PM\_SLP\_S5\_L == R5090 100K

SMC Support  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/15/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	46	92	



LPC+ Connector

FWH\_INIT\_L Generation


LPC+ Debug Connector

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT		OF
NONE	47		92




**SMBus Connections**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT		OF
NONE	48		92





**CPU Voltage Sense / Filter**

**PBUS Voltage Sense & Filter**

**GPU Voltage Sense / Filter**

**1.8V FB Current Sense Filter**

**CPU Current Sense Filter**

**DCIN Current Sense Filter**

**Battery (PBUS) Current Sense Filter**

**NB Core Current Sense Filter**

**GPU Current Sense Filter**

**NB 1.8V Current Sense Filter**

**S0/GPU 1.25V Current Sense Filter**

**Current Sense Calibration Circuit**

Switches in fixed load on power supplies to calibrate current sense circuits


**Current & Voltage Sensing**

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	REV.
NONE	49	92	




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	50	92


# CPU T-Diode Thermal Sensor (TC0P)



# GPU/Heat Pipe & Bottom Case Skin Thermal Sensor (Th0H)




# GPU Die Thermal Sensor (TG0P)



Thermal Sensors		
SYNC_MASTER=M87_MLB	SYNC_DATE=08/28/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	51	92	



**Fan Connectors**

SYNC\_MASTER=M87\_MLB      SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 52	OF 92



Battery Current Sense

DCIn Current Sense

Battery Charger Thermal Sensor

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S2039	1	revE of TMP102	U5750	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1807	353S2039		U5750	Alternate old version

**Current & Thermal Sensors**

SYNC\_MASTER=M87\_LIO SYNC\_DATE=11/06/2007


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT 53 OF 92		
NONE			


### Left ALS Filter



### Right ALS Circuit



### Keyboard LED Driver



**ALS Support**


SYNC\_MASTER=M87\_MLB      SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	54	92	





APN: 338S0354

I2C addresses:

ADDR low => 0x30, 0x31  
 ADDR high => 0x32, 0x33  
 Alias SCL/SDA to GND if using analog outputs only


Desired orientation when placed on board top-side:      Desired orientation when placed on board bottom-side:



**Sudden Motion Sensor (SMS)**  
 SYNC\_MASTER=M87\_MLB      SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT 55 OF 92		
NONE			



**SPI BootROM**

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 56 OF 92	




## DC-In Connector



## Battery Connector



## Inrush Limiter



NOTE: R6910 is on LIO.  
System must provide 10K-70K impedance to A52 adapter for system load detection.  
REQ of R6910 (on LIO), R6912, & R6913 is 36.9K.

$$V_{ref} = 3.42V * (R2a / (R1a + R2a))$$

$$V_{th} = (V_{ref} / (R2b / (R1b + R2b)))$$

$$V_{ref} = 1.23V$$

$$V_{th} = 13.0V$$

Assuming 1% variance for R6910-R6915 and 3.42V:  
Worst case Vth: min:12.47V, max: 13.54V

### DC-In & Battery Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	57	92



**Power FETs**

SYNC\_MASTER=M87\_MLB      SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 58	OF 92



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

These caps are for Q7100

These caps are for Q7102

LAYOUT NOTE:  
Place R7126 in hot spot of reg circuit.

Place R7131 Between L7100, L7101 and CPU

### IMVP6 CPU VCore Regulator

SYNC\_MASTER=MASTER SYNC\_DATE=MASTER


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHEET	OF	
NONE	59	92	

A

A



**TPS51120 LDO/Buffer outputs**  
(Available for system use)

50uA max load when EN5 & EN3 high

100mA max load when EN5 high

Vout = 5.0V  
8A max output  
(L7320 limit)

Vout = 3.3V  
5.5A max output  
(L7360 limit)

PM\_G2\_P5VS5\_EN  
RSMRST\_PWRGD  
RSMRST\_PWRGD  
PM\_G2\_P3V3S5\_EN  
PM\_G2\_EN  
PM\_G2\_EN


NOTE: EN5 can float or tie to VIN for automatic 5V LDO enable  
EN3 can float or tie to VREG5 for automatic 3.3V LDO enable  
When both are low TPS51120 VIN current drops from 100-150uA to 10-20uA.

**5V / 3.3V Power Supply**

SYNC\_MASTER=MASTER SYNC\_DATE=MASTER


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 60	OF 92



**1.25V / 1.05V Power Supply**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7431	A.0.0
SCALE		SHT	OF
NONE		61	92



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480346	1	RES,MTL FILM,21.5K,1%,0402,SM,LF	R7520	CRITICAL	P1V8S3_1V825


**1.8V DDR2 Supply**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 62	OF 92




**1.5V Power Supply**  
 SYNC\_MASTER=MASTER SYNC\_DATE=MASTER  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	REV.
NONE	63	92	

### 3.3V FW PHY Supply



### 1.95V FW PHY Supply



### FW PHY Power Supplies

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	REV.
NONE	64	92	




# Power Control Signals



# 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




# Unused PGOOD Signals


- TP P1V25ENET PGOOD == TP P1V25ENET PGOOD
- TP P1V8 SOGPU PGOOD == TP P1V8 SOGPU PGOOD

# 1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



NOTE: 0.9V is not checked!  
Other S0 Rails PWRGD Circuit



3.425V G3Hot Supply & Power Control  
SYNC\_MASTER=M87\_MLB SYNC\_DATE=09/26/2007


# NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	65	92

# PBus Supply & Battery Charger



## Energy Star LDO

## Battery Charge FETs

**Adapter Input Current Limit**  
As shown, Isys = -4.6A max

**Battery Charge Current Limit**  
As shown, Ichg = 4.5A max

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.		SIZE	DRAWING NUMBER	REV.
		D	051-7431	A.0.0
SCALE	SHEET	OF		
NONE	66	92		

# Page Notes

Power aliases required by this page:

- =PP1V2\_GPU\_PEX\_PLLXVDD
- =PP1V2\_GPU\_PEX\_IOVDDQ
- =PP1V2\_GPU\_PEX\_IOVDD

Signal aliases required by this page:  
(NONE)


BOM options provided by this page:  
(NONE)

D


C

B

A



PCI EXPRESS BUS INTERFACE



**NV G84M PCI-E**  
 SYNC\_MASTER=M87\_MLB    SYNC\_DATE=08/28/2007  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	REV.
NONE	67	92	


# Page Notes

Power aliases required by this page:

- =PPVCORE\_GPU
- =PP1V8\_GPU\_FBVDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



## NV G84M Core/FB Power

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	68	92	

# Page Notes

Power aliases required by this page:


- =PPIV2\_GPU\_FBLLAVDD
- =PPIV8\_GPU\_FBIO

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)




NV G84M Frame Buffer I/F  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	NONE	SHT	69 OF 92

Power aliases required by this page:  
- =PPIV8\_S0\_FB\_VDD  
- =PPIV8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)




GDDR3 Frame Buffer A (Top)

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:  
- =PP1V8\_S0\_FB\_VDD  
- =PP1V8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)



GDDR3 Frame Buffer B (Top)

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	71	OF 92
NONE			

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_GPU\_VDD33  
 - =PP3V3\_GPU\_MIO  
 - =PP1V2\_GPU\_PLLVDD  
 - =PP1V2\_GPU\_H\_PLLVDD  
 - =PP1V2\_GPU\_VID\_PLLVDD

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

D

C

B


A

D

C

B

A



NV G84M GPIO/MIO/Misc  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	REV.
NONE	72	92	




GPIOs		Renamed signals		Unused signals	
80 73 72	GPU HPD	HPD0	GPU HPD	GPU CLK27M	GPU CLK27M
73 72	NC GPU GPIO 1	HPD1	NC GPU GPIO 1	GPU CLK27M SS	GPU CLK27M SS
82 73 72 9	GPU BL PWM	LCD0_BL_PWM	GPU BL_PWM	GPU TDIODE P	GPU TDIODE P
76 73 72	GPU PANEL EN	LCD0_VDD	GPU PANEL_EN	GPU TDIODE N	GPU TDIODE N
82 73 72 9	GPU BKLIT EN	LCD0_BL_EN	GPU BKLIT_EN	GPU DVI DDC CLK	GPU DVI DDC CLK
73 72	TP GPU GSTATE<0>	VID0	TP GPU GSTATE<0>	GPU DVI DDC DATA	GPU DVI DDC DATA
72	GPU GPIO 6	VID1	TP GPU GSTATE<1>	GPU PANEL DDC CLK	GPU PANEL DDC CLK
73 72	GPU VGA_EN L	MEM_VID	GPU VGA_EN L	GPU PANEL DDC DATA	GPU PANEL DDC DATA
73 72	NC GPU GPIO 8	THERM	NC GPU GPIO 8	GPU VDD SENSE	GPU VDD SENSE
73 72	NC GPU GPIO 9	FAN_PWM	NC GPU GPIO 9	GPU GND SENSE	GPU GND SENSE
73 72 71 69	FB VREF UNTERM	MEM_VREF	FB VREF UNTERM		
75 73 72	GPU VCORE VID0	SLI_SYNC	GPU VCORE VID0		
75 73 72	GPU VCORE VID1	AC_DET	GPU VCORE VID1		
75 73 72	GPU VCORE VID2	PWR_CTL0	GPU VCORE VID2		
75 73 72	GPU VCORE VID3	PWR_CTL1	GPU VCORE VID3		

Config Straps



Analog Video Mux



**GPU Straps**

SYNC\_MASTER=M87\_MLB    SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# Page Notes

Power aliases required by this page:  
 - =PP1V8\_GPU\_IFPX  
 - =PP3V3\_GPU\_IFPCD\_IOVDD  
 - =PP3V3\_GPU\_DAC

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)




Composite/S-Video	VGA	Component
C	R	Pr
Y	G	Y
Comp	B	Pb

NV G84M Video Interfaces  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	NONE	SHT	74 OF 92

# GPU VCore Regulator



## GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	0	1	1.05575V	M87, M88	M87	-
0	1	1	0	1.13300V	-	M88	M87
0	0	1	0	1.23600V	-	-	M88

Other VID states may not be valid


## M87/M88 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_1P23V	GPUVID3_0, GPUVID2_0, GPUVID1_1, GPUVID0_0
GPUVID_1P13V	GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_0
GPUVID_1P05V	GPUVID3_1, GPUVID2_0, GPUVID1_0, GPUVID0_1

## GPU (G84M) Core Supply


SYNC\_MASTER=M87\_MLB SYNC\_DATE=09/26/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	75	92

# LCD (LVDS) INTERFACE



**LVDS Display Connector**  
 SYNC\_MASTER=MASTER SYNC\_DATE=MASTER

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT		OF
NONE	76		92

Power aliases required by this page:
- =PPIV8\_S0\_FB\_VDD
- =PPIV8\_S0\_FB\_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)




GDDR3 Frame Buffer A (Bot)

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8\_S0\_FB\_VDD
- =PPIV8\_S0\_FB\_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)




GDDR3 Frame Buffer B (Bot)

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# 1.8V Frame Buffer Regulator




**1.8V FB Power Supply**  
 SYNC\_MASTER=MASTER SYNC\_DATE=MASTER


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT 79 OF 92		
NONE			


# TMDS Filtering




# VGA SYNC Buffers



# ANALOG FILTERING PLACE CLOSE TO CONNECTOR



# DVI INTERFACE



**DVI Display Connector**

SYNC\_MASTER=MASTER SYNC\_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	80	92	




### Top-Case Connector




### Backlight Connector



### IR & Sleep LED Connector




### Bluetooth (M13P) & SATA HDD Flex Connector



**Project Specific Connectors**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT 81 OF 92		
NONE			



### LCD Backlight Support

SYNC\_MASTER=M87\_LIO SYNC\_DATE=12/06/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	OF	
NONE	82	92	

### FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

### CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BRQ0 L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DBSY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	10 14
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
CPU_IERR_L	CPU_55S		CPU IERR L	10
CPU_FERR_L	CPU_55S		CPU FERR L	10 23
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU PROCHOT L	10 46 59
CPU_PWRGD	CPU_55S		CPU PWRGD	7 10 13 23
CPU_FRGM_SB	CPU_55S		CPU INTR	10 23
CPU_FRGM_SB	CPU_55S		CPU NMI	10 23
CPU_FRGM_SB	CPU_55S		CPU A20M L	10 23
CPU_FRGM_SB	CPU_55S		CPU DPSTP L	7 10 23
CPU_FRGM_SB	CPU_55S		CPU IGNE L	10 23
CPU_INIT_L	CPU_55S		CPU INIT L	10 23 47
CPU_FRGM_SB	CPU_55S		CPU SMI L	10 23
CPU_FRGM_SB	CPU_55S		CPU STPCLK L	7 10 23
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM THRMTRIP L	10 16 23 46
FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L	7 10 14
PM_DPRSLEVR	CPU_55S	CPU_2T01	PM DPRSLPVR	7 16 25 59
(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR	7 59
CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<0>	13 16 30
CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<1>	13 16 30
CPU_BSEL2	CPU_55S	CPU_2T01	CPU BSEL<2>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<2>	13 16 30
CPU_DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L	7 10 16 23 59
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF	10
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
XDP_TEST_L	CPU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
CLK_FSB_100D	CLK_FSB_100D	CLK_FSB	XDP CLK P	13 29 30 88
CLK_FSB_100D	CLK_FSB_100D	CLK_FSB	XDP CLK N	13 29 30 88
(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST L	13
CPU_VID<6..0>	CPU_55S	CPU_2T01	CPU VID<6..0>	11 12
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	7 12 59
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 59
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	59
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	59

### CPU/FSB Constraints

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	83	92

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.  
 CRT & TVDAC signal single-ended impedance varies by location:  
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.  
 - 50-ohm +/- 15% from first to second termination resistor.  
 - 55-ohm +/- 15% from second termination resistor to connector.  
 CRT\_HSYNC/CRT\_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PEG_R2D	PCIE_100D	PCIE	PEG R2D P<15..0> 67
	PCIE_100D	PCIE	PEG R2D N<15..0> 67
	PCIE_100D	PCIE	PEG R2D C P<15..0> 15 67
	PCIE_100D	PCIE	PEG R2D C N<15..0> 15 67
PEG_D2R	PCIE_100D	PCIE	PEG D2R P<15..0> 15 67
	PCIE_100D	PCIE	PEG D2R N<15..0> 15 67
	PCIE_100D	PCIE	PEG D2R C P<15..0> 67
	PCIE_100D	PCIE	PEG D2R C N<15..0> 67
DMI_N2S	DMI_100D	DMI	DMI N2S P<3..0> 16 24
	DMI_100D	DMI	DMI N2S N<3..0> 16 24
DMI_S2N	DMI_100D	DMI	DMI S2N P<3..0> 16 24
	DMI_100D	DMI	DMI S2N N<3..0> 16 24
LVDS_A_CLK	LVDS_100D	LVDS	NC LVDS A CLKP 15 22
LVDS_A_CLK	LVDS_100D	LVDS	NC LVDS A CLKN 15 22
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0> 15 22
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0> 15 22
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA P<3> 15 22
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA N<3> 15 22
LVDS_B_CLK	LVDS_100D	LVDS	NC LVDS B CLKP 15 22
LVDS_B_CLK	LVDS_100D	LVDS	NC LVDS B CLKN 15 22
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0> 15 22
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0> 15 22
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA P<3> 15 22
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA N<3> 15 22
LVDS_IBG		LVDS	NC LVDS IBG 15 22
CRT_TVO_IREF		CRT	CRT TVO IREF
CRT_RED	CRT_50S	CRT	CRT RED
CRT_GREEN	CRT_50S	CRT	CRT GREEN
CRT_BLUE	CRT_50S	CRT	CRT BLUE
CRT_SYNC	CRT_55S	CRT_SYNC	CRT HSYNC R
CRT_SYNC	CRT_55S	CRT_SYNC	CRT VSYNC R
TV_A_DAC	CRT_50S	TVDAC	TV A DAC
TV_B_DAC	CRT_50S	TVDAC	TV B DAC
TV_C_DAC	CRT_50S	TVDAC	TV C DAC

NB Constraints

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	84	92

## DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM\_\*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

## Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<2..0>	16 31
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK N<2..0>	16 31
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	16 31 33
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_CS L<1..0>	16 31 33
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	16 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	16 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BS<2..0>	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L	17 31 33
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>	17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>	17 31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>	17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>	17 31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>	17 31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>	17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>	17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>	17 31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>	17 31
MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<1>	17 31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>	17 31
MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<3>	17 31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>	17 31
MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<5>	17 31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>	17 31
MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<7>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>	17 31
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<5..3>	16 32
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<5..3>	16 32
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	16 32 33
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM CS L<3..2>	16 32 33
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>	16 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	17 32 33
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>	17 32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>	17 32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>	17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>	17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>	17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>	17 32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>	17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>	17 32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>	17 32
MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>	17 32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>	17 32
MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>	17 32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>	17 32
MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>	17 32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>	17 32
MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	17 32

**Memory Constraints**

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

## Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

## Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
IDE_PDD	IDE_55S	IDE	IDE PDD<15..0> 23 42
IDE_PDA	IDE_55S	IDE	IDE PDA<2..0> 23 42
IDE_PDCCS	IDE_55S	IDE	IDE PDCCS1 L 23 42
IDE_PDCCS	IDE_55S	IDE	IDE PDCCS3 L 23 42
IDE_CNVL	IDE_55S	IDE	IDE PDIOW L 23 42
IDE_PDIOR_L	IDE_55S	IDE	IDE PDIOR L 23 42
IDE_CNVL	IDE_55S	IDE	IDE PDDACK L 23 42
IDE_CNVL	IDE_55S	IDE	IDE PDDREO 23 42
IDE_PDIORDY	IDE_55S	IDE	IDE PDIORDY 23 42
IDE_IRQ14	IDE_55S	IDE	IDE IRQ14 23 42
IDE_RST_L	IDE_55S	IDE	ODD RST 5VTOL L 24 42
SATA_A_R2D	SATA_100D	SATA	SATA A R2D C P 23 81
SATA_100D	SATA	SATA	SATA A R2D C N 23 81
SATA_100D	SATA	SATA	SATA A R2D P 81
SATA_100D	SATA	SATA	SATA A R2D N 81
SATA_A_D2R	SATA_100D	SATA	SATA A D2R P 23 81
SATA_100D	SATA	SATA	SATA A D2R N 23 81
SATA_100D	SATA	SATA	SATA A D2R C P 81
SATA_100D	SATA	SATA	SATA A D2R C N 81
SATA_B_R2D	SATA_100D	SATA	TP SATA B R2DP 23 42
SATA_100D	SATA	SATA	TP SATA B R2DN 23 42
SATA_100D	SATA	SATA	SATA B R2D P 23 42
SATA_100D	SATA	SATA	SATA B R2D N 23 42
SATA_B_D2R	SATA_100D	SATA	TP SATA B D2RP 23 42
SATA_100D	SATA	SATA	TP SATA B D2RN 23 42
SATA_100D	SATA	SATA	SATA B D2R C P 23 42
SATA_100D	SATA	SATA	SATA B D2R C N 23 42
SATA_C_R2D	SATA_100D	SATA	TP SATA C R2DP 23 42
SATA_100D	SATA	SATA	TP SATA C R2DN 23 42
SATA_100D	SATA	SATA	SATA C R2D P 23 42
SATA_100D	SATA	SATA	SATA C R2D N 23 42
SATA_C_D2R	SATA_100D	SATA	TP SATA C D2RP 23 42
SATA_100D	SATA	SATA	TP SATA C D2RN 23 42
SATA_100D	SATA	SATA	SATA C D2R C P 23 42
SATA_100D	SATA	SATA	SATA C D2R C N 23 42
SATA_RBIAS	SATA_55S		SATA RBIAS 23 42
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK 23 34
HDA_55S	HDA	HDA	HDA BIT CLK R 23 34
HDA_SYNC	HDA_55S	HDA	HDA SYNC 23 34
HDA_55S	HDA	HDA	HDA SYNC R 23 34
HDA_RST_L	HDA_55S	HDA	HDA RST L 23 34
HDA_55S	HDA	HDA	HDA RST L R 23 34
HDA_SDIN0	HDA_55S	HDA	HDA SDIN0 23 34
HDA_55S	HDA	HDA	HDA SDIN CODEC 23 34
HDA_SDOUT	HDA_55S	HDA	HDA SDOUT 23 34
HDA_55S	HDA	HDA	HDA SDOUT R 23 34
USB_EXT_A	USB_90D	USB	USB EXT_A P 24 43
USB_90D	USB	USB	USB EXT_A N 24 43
USB_90D	USB	USB	USB EXT_A MUXED P 24 43
USB_90D	USB	USB	USB EXT_A MUXED N 24 43
USB_MINI	USB_90D	USB	USB MINI P 24 34
USB_90D	USB	USB	USB MINI N 24 34
USB_EXTD	USB_90D	USB	TP USB EXTDP 9 24
USB_90D	USB	USB	TP USB EXTDN 9 24
USB_CAMERA	USB_90D	USB	USB CAMERA P 24 44
USB_90D	USB	USB	USB CAMERA N 24 44
USB_BT	USB_90D	USB	USB BT P 24 81
USB_90D	USB	USB	USB BT N 24 81
USB_TPAD	USB_90D	USB	USB TPAD P 24 81
USB_90D	USB	USB	USB TPAD N 24 81
USB_IR	USB_90D	USB	USB IR P 7 24 81
USB_90D	USB	USB	USB IR N 7 24 81
USB_EXTB	USB_90D	USB	USB EXTB P 24 34
USB_90D	USB	USB	USB EXTB N 24 34
USB_EXCARD	USB_90D	USB	USB EXCARD P 24 34
USB_90D	USB	USB	USB EXCARD N 24 34
USB_EXTC	USB_90D	USB	USB EXTC P 24 34
USB_90D	USB	USB	USB EXTC N 24 34
USB_RBIAS	USB_60S		USB RBIAS 24
SMB_SB_SCL	SMB_55S	SMB	SMBUS SB_SCL 25 29 31 32 34 48
SMB_SB_SDA	SMB_55S	SMB	SMBUS SB_SDA 25 29 31 32 34 48
SMB_SB_ME_SCL	SMB_55S	SMB	SMBUS SB_ME_SCL 25 48
SMB_SB_ME_SDA	SMB_55S	SMB	SMBUS SB_ME_SDA 25 48
SPI_SCLK	SPI_55S	SPI	SPI SCLK R 24 56
SPI_55S	SPI	SPI	SPI SCLK 56
SPI_55S	SPI	SPI	SPI A SCLK R 56
SPI_55S	SPI	SPI	SPI B SCLK R 56
SPI_SI	SPI_55S	SPI	SPI SI R 24 56
SPI_55S	SPI	SPI	SPI SI 56
SPI_55S	SPI	SPI	SPI A SI R 56
SPI_55S	SPI	SPI	SPI B SI R 56
SPI_SO	SPI_55S	SPI	SPI SO 24 56
SPI_55S	SPI	SPI	SPI A SO R 56
SPI_55S	SPI	SPI	SPI B SO R 56
SPI_55S	SPI	SPI	SPI CE R L<0> 24 56
SPI_55S	SPI	SPI	SPI CE L<0> 56
SPI_55S	SPI	SPI	SPI CE R L<1> 56
SPI_55S	SPI	SPI	SPI CE L<1> 56

## SB Constraints (1 of 2)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCALE	DRAWING NUMBER	REV.
NONE	051-7431	A.0.0
SHT	86	OF 92

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI AD<18..0>	24 38
PCI_AD19	PCI_55S	PCI	PCI AD<19>	24 38
PCI_AD20	PCI_55S	PCI	PCI AD<20>	24 38
PCI_AD	PCI_55S	PCI	PCI AD<31..21>	24 38
PCI_AD	PCI_55S	PCI	PCI PAR	24 38
PCI_C_BE_L	PCI_55S	PCI	PCI C BE L<3..0>	24 38
PCI_CNTRL	PCI_55S	PCI	PCI IRDY_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI DEVSEL_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI PERR_L	24 38
PCI_LOCK_L	PCI_55S	PCI	PCI LOCK_L	24
PCI_CNTRL	PCI_55S	PCI	PCI SERR_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI STOP_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI TRDY_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI FRAME_L	24 38
PCI_FW_REQ_L	PCI_55S	PCI	PCI FW REQ_L	24 38
PCI_FW_GNT_L	PCI_55S	PCI	PCI FW GNT_L	7 24 38 47
PCI_REQ1_L	PCI_55S	PCI	PCI REQ1_L	24
PCI_GNT1_L	PCI_55S	PCI	PCI GNT1_L	24
PCI_REQ2_L	PCI_55S	PCI	PCI REQ2_L	24
PCI_GNT2_L	PCI_55S	PCI	PCI GNT2_L	24
INT_PIRQA_L	PCI_55S	PCI	INT PIRQA_L	24
INT_PIRQB_L	PCI_55S	PCI	INT PIRQB_L	24
INT_PIRQC_L	PCI_55S	PCI	INT PIROC_L	24
INT_PIRQD_L	PCI_55S	PCI	INT PIROD_L	24 38
INT_PIRQF_L	PCI_55S	PCI	INT PIROF_L	24
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A R2D C P	
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A R2D C N	
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A D2R P	
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A D2R N	
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B R2D C P	
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B R2D C N	
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B D2R P	
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B D2R N	
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD R2D C P	24 34
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD R2D C N	24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD D2R P	24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD D2R N	24 34
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW R2D C P	
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW R2D C N	
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW D2R P	
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW D2R N	
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI R2D C P	24 34
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI R2D C N	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI D2R P	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI D2R N	24 34
GLAN_COMP			GLAN COMP	23
CLINK_NB	CLINK_55S	CLINK	CLINK NB CLK	16 25
CLINK_NB	CLINK_55S	CLINK	CLINK NB DATA	16 25
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK NB RESET_L	16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN CLK	
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN DATA	
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK WLAN RESET_L	
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB CLINK VREF	16
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB CLINK VREF0	25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB CLINK VREF1	25
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D C P	24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D C N	24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D P	35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D N	35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R P	24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R N	24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R C P	35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R C N	35
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<3>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<3>	35 37

SB Constraints (2 of 2)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	87	92

### Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

### Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPUH	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	7 10 29 30 88
CK505_CPUN	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	7 10 29 30 88
CK505_NBH	CLK_FSB_100D	CLK_FSB	FSB CLK NB P	7 14 29 30 88
CK505_NBN	CLK_FSB_100D	CLK_FSB	FSB CLK NB N	7 14 29 30 88
CK505_IPTH	CLK_FSB_100D	CLK_FSB	XDP CLK P	13 29 30 83 88
CK505_IPTN	CLK_FSB_100D	CLK_FSB	XDP CLK N	13 29 30 83 88
CK505_PCIF0	CLK_MED_55S	CLK_MED	CK505 PCIF0 CLK ITPEN	29 30
CK505_PCIF1	CLK_MED_55S	CLK_MED	CK505 PCIF1 CLK	29 30
CK505_PCI1	CLK_MED_55S	CLK_MED	CK505 PCI1 CLK	29 30
CK505_PCI2	CLK_MED_55S	CLK_MED	TP CK505 PCI2 CLK	29 30
CK505_PCI3	CLK_MED_55S	CLK_MED	CK505 PCI3 CLK	29 30
CK505_PCI4	CLK_MED_55S	CLK_MED	TP CK505 PCI4 CLK	29 30
CK505_PCI5	CLK_MED_55S	CLK_MED	CK505 PCI5 CLK FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505 48M FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505 REF0 FSC	29 30
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505 CLK27M	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505 CLK27M SS	29 30
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	TP NB CLK100M DPLLSS P	29 30
	CLK_PCIE_100D	CLK_PCIE	TP NB CLK100M DPLLSS N	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M GPU P	9 29 30 67 88
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M GPU N	9 29 30 67 88
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB CLK100M DMI P	24 29 30 88
	CLK_PCIE_100D	CLK_PCIE	SB CLK100M DMI N	24 29 30 88
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD P	29 30 34 88
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD N	29 30 34 88
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	SB CLK100M SATA P	23 29 30 88
	CLK_PCIE_100D	CLK_PCIE	SB CLK100M SATA N	23 29 30 88
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB CLK100M PCIE P	7 16 29 30 88
	CLK_PCIE_100D	CLK_PCIE	NB CLK100M PCIE N	7 16 29 30 88
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	29 30 34 88
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	29 30 34 88
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M SRC7P	29 30
	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M SRC7N	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P	29 30 35 88
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N	29 30 35 88
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	7 10 29 30 88
(CK505_CPUN)	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	7 10 29 30 88
(CK505_NBH)	CLK_FSB_100D	CLK_FSB	FSB CLK NB P	7 14 29 30 88
(CK505_NBN)	CLK_FSB_100D	CLK_FSB	FSB CLK NB N	7 14 29 30 88
(CK505_IPTH)	CLK_FSB_100D	CLK_FSB	XDP CLK P	13 29 30 83 88
(CK505_IPTN)	CLK_FSB_100D	CLK_FSB	XDP CLK N	13 29 30 83 88
(CK505_PCIF0)	CLK_MED_55S	CLK_MED	PCI CLK33M LPCPLUS	7 30 47
(CK505_PCIF1)	CLK_MED_55S	CLK_MED	PCI CLK33M SB	24 30
(CK505_PCI1)	CLK_MED_55S	CLK_MED	PCI CLK33M FW	30 38
(CK505_PCI2)	CLK_MED_55S	CLK_MED	PCI CLK33M TPM	30 45
(CK505_PCI3)	CLK_MED_55S	CLK_MED	PCI CLK33M SMC	30 45
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB CLK48M USBCTLR	25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB CLK14P3M TIMER	25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505 FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505 FSC	30
(CK505_DOT96)	CRT_50S	GND	NB CLK96M DOT P	
(CK505_DOT96)	CRT_50S	GND	NB CLK96M DOT N	
(CK505_LVDS)	CRT_50S	GND	NB CLK100M DPLLSS P	
(CK505_LVDS)	CRT_50S	GND	NB CLK100M DPLLSS N	
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M GPU P	9 29 30 67 88
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M GPU N	9 29 30 67 88
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB CLK100M DMI P	24 29 30 88
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB CLK100M DMI N	24 29 30 88
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD P	29 30 34 88
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD N	29 30 34 88
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB CLK100M SATA P	23 29 30 88
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB CLK100M SATA N	23 29 30 88
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB CLK100M PCIE P	7 16 29 30 88
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB CLK100M PCIE N	7 16 29 30 88
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	29 30 34 88
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	29 30 34 88
(CK505_SRC7)			CK505 SRC7 is project-specific	
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P	29 30 35 88
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N	29 30 35 88

### SMC SMC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC A S3_SCL	34 45 48 51 81
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC A S3_SDA	34 45 48 51 81
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC B S0_SCL	45 48
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC B S0_SDA	45 48
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC 0 S0_SCL	45 48 51 74
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC 0 S0_SDA	45 48 51 74
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC BSA_SCL	7 45 48 57
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC BSA_SDA	7 45 48 57
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC MGMT_SCL	45 48 55
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC MGMT_SDA	45 48 55

### Clock & SMC Constraints

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	88	92



### FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

### FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
EW_D_CTL	EW_55S	FW	FW LINK<7..0>
EW_D_CTL	EW_55S	FW	FW CTL<1..0>
EW_LCLK	CLK_MED_55S	CLK_MED	CLKFW LINK LCLK
EW_LCLK	CLK_MED_55S	CLK_MED	CLKFW PHY LCLK 38 39
EW_PCLK	CLK_MED_55S	CLK_MED	CLKFW LINK PCLK 38 39
EW_PCLK	CLK_MED_55S	CLK_MED	CLKFW PHY PCLK 38 39
EW_LKON	EW_55S	FW	FW LKON
EW_LKON	EW_55S	FW	FW LKON R
EW_LPS	EW_55S	FW	FW LPS 38 39
EW_LREQ	EW_55S	FW	FW LREQ 38 39
EW_PINT	EW_55S	FW	FW PINT 38 39
EWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M FW XI R
EWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M FW XI
EW_0_TPA	EW_110D	EW_TP	FW PORT0 TPA P 39 41
EW_0_TPA	EW_110D	EW_TP	FW PORT0 TPA N 39 41
EW_0_TPB	EW_110D	EW_TP	FW PORT0 TPB P 39 41
EW_0_TPB	EW_110D	EW_TP	FW PORT0 TPB N 39 41
EW_1_TPA	EW_110D	EW_TP	FW PORT1 TPA P 39 41
EW_1_TPA	EW_110D	EW_TP	FW PORT1 TPA N 39 41
EW_1_TPB	EW_110D	EW_TP	FW PORT1 TPB P 39 41
EW_1_TPB	EW_110D	EW_TP	FW PORT1 TPB N 39 41
Port 2 Not Used			

### FireWire Constraints

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	89	92

### GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	=55_OHM_SE	=40_OHM_SE	=55_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR3_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.5:1_SPACING	?
GDDR3_CMD	*	=2.5:1_SPACING	?
GDDR3_DATA	*	=2.5:1_SPACING	?
GDDR3_DQS	*	=2.5:1_SPACING	?

### Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TMDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
VGA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TMDS	*	20 MIL	?
VGA	*	20 MIL	?
VGA_SYNC	*	20 MIL	?

### GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>	69 70 77
FB_A_CLK_N	GDDR3_80D	GDDR3_CLK	FB A CLK N<0>	69 70 77
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>	69 70 77
FB_B_CLK_N	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>	69 70 77
FB_A_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<1..0>	69 70 77
FB_B_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<11..6>	69 70 77
FB_A_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A BA<2..0>	69 70 77
FB_B_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B RAS L	69 70 77
FB_A_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A CAS L	69 70 77
FB_B_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B WE L	69 70 77
FB_A_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A CKE	69 70 77
FB_B_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B CS0 L	69 70 77
FB_A_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A DRAM RST	69 70 77
FB_B_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B LMA<5..2>	69 70 77
FB_A_CMD	GDDR3_50SE	GDDR3_CMD	FB A UMA<5..2>	69 70 77
FB_B_CMD	GDDR3_50SE	GDDR3_CMD	FB B WDS0<0>	69 70 77
FB_A_WDS0	GDDR3_50SE	GDDR3_DQS	FB A WDS0<1>	69 70 77
FB_B_WDS0	GDDR3_50SE	GDDR3_DQS	FB B WDS0<2>	69 70 77
FB_A_WDS1	GDDR3_50SE	GDDR3_DQS	FB A WDS0<3>	69 70 77
FB_B_WDS1	GDDR3_50SE	GDDR3_DQS	FB B RDQS<0>	69 70 77
FB_A_WDS2	GDDR3_50SE	GDDR3_DQS	FB A RDQS<1>	69 70 77
FB_B_WDS2	GDDR3_50SE	GDDR3_DQS	FB B RDQS<2>	69 70 77
FB_A_WDS3	GDDR3_50SE	GDDR3_DQS	FB A RDQS<3>	69 70 77
FB_B_WDS3	GDDR3_50SE	GDDR3_DQS	FB B DQ<7..0>	69 70 77
FB_A_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB A DQ<15..8>	69 70 77
FB_B_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB B DQ<23..16>	69 70 77
FB_A_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB A DQ<31..24>	69 70 77
FB_B_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB B DQ<0>	69 70 77
FB_A_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB A DQ<1>	69 70 77
FB_B_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB B DQ<2>	69 70 77
FB_A_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB A DQ<3>	69 70 77
FB_B_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB B DQ<4>	69 70 77
FB_A_DQ_BYTE4	GDDR3_50SE	GDDR3_DATA	FB A DQ<5>	69 70 77
FB_B_DQ_BYTE4	GDDR3_50SE	GDDR3_DATA	FB B DQ<6>	69 70 77
FB_A_DQ_BYTE5	GDDR3_50SE	GDDR3_DATA	FB A DQ<7>	69 70 77
FB_B_DQ_BYTE5	GDDR3_50SE	GDDR3_DATA	FB B DQ<39..32>	69 70 77
FB_A_DQ_BYTE6	GDDR3_50SE	GDDR3_DATA	FB A DQ<47..40>	69 70 77
FB_B_DQ_BYTE6	GDDR3_50SE	GDDR3_DATA	FB B DQ<55..48>	69 70 77
FB_A_DQ_BYTE7	GDDR3_50SE	GDDR3_DATA	FB A DQ<63..56>	69 70 77
FB_B_DQ_BYTE7	GDDR3_50SE	GDDR3_DATA	FB B DQ<4>	69 70 77
FB_A_DQ_BYTE8	GDDR3_50SE	GDDR3_DATA	FB A DQ<5>	69 70 77
FB_B_DQ_BYTE8	GDDR3_50SE	GDDR3_DATA	FB B DQ<6>	69 70 77
FB_A_DQ_BYTE9	GDDR3_50SE	GDDR3_DATA	FB A DQ<7>	69 70 77
FB_B_DQ_BYTE9	GDDR3_50SE	GDDR3_DATA	FB B DQ<5>	69 70 77
FB_A_DQ_BYTE10	GDDR3_50SE	GDDR3_DATA	FB A DQ<6>	69 70 77
FB_B_DQ_BYTE10	GDDR3_50SE	GDDR3_DATA	FB B DQ<7>	69 70 77

### GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<0>	69 71 78
FB_C_CLK_N	GDDR3_80D	GDDR3_CLK	FB B CLK N<0>	69 71 78
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>	69 71 78
FB_D_CLK_N	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>	69 71 78
FB_C_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<1..0>	69 71 78
FB_D_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<11..6>	69 71 78
FB_C_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B BA<2..0>	69 71 78
FB_D_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B RAS L	69 71 78
FB_C_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B CAS L	69 71 78
FB_D_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B WE L	69 71 78
FB_C_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B CKE	69 71 78
FB_D_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B CS0 L	69 71 78
FB_C_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B DRAM RST	69 71 78
FB_D_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B LMA<5..2>	69 71 78
FB_C_CMD	GDDR3_50SE	GDDR3_CMD	FB B UMA<5..2>	69 71 78
FB_D_CMD	GDDR3_50SE	GDDR3_CMD	FB B WDS0<0>	69 71 78
FB_C_WDS0	GDDR3_50SE	GDDR3_DQS	FB B WDS0<1>	69 71 78
FB_D_WDS0	GDDR3_50SE	GDDR3_DQS	FB B WDS0<2>	69 71 78
FB_C_WDS1	GDDR3_50SE	GDDR3_DQS	FB B WDS0<3>	69 71 78
FB_D_WDS1	GDDR3_50SE	GDDR3_DQS	FB B RDQS<0>	69 71 78
FB_C_WDS2	GDDR3_50SE	GDDR3_DQS	FB B RDQS<1>	69 71 78
FB_D_WDS2	GDDR3_50SE	GDDR3_DQS	FB B RDQS<2>	69 71 78
FB_C_WDS3	GDDR3_50SE	GDDR3_DQS	FB B RDQS<3>	69 71 78
FB_D_WDS3	GDDR3_50SE	GDDR3_DQS	FB B DQ<7..0>	69 71 78
FB_C_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB B DQ<15..8>	69 71 78
FB_D_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB B DQ<23..16>	69 71 78
FB_C_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB B DQ<31..24>	69 71 78
FB_D_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB B DQ<0>	69 71 78
FB_C_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB B DQ<1>	69 71 78
FB_D_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB B DQ<2>	69 71 78
FB_C_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB B DQ<3>	69 71 78
FB_D_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB B DQ<4>	69 71 78
FB_C_DQ_BYTE4	GDDR3_50SE	GDDR3_DATA	FB B DQ<5>	69 71 78
FB_D_DQ_BYTE4	GDDR3_50SE	GDDR3_DATA	FB B DQ<6>	69 71 78
FB_C_DQ_BYTE5	GDDR3_50SE	GDDR3_DATA	FB B DQ<7>	69 71 78
FB_D_DQ_BYTE5	GDDR3_50SE	GDDR3_DATA	FB B DQ<39..32>	69 71 78
FB_C_DQ_BYTE6	GDDR3_50SE	GDDR3_DATA	FB B DQ<47..40>	69 71 78
FB_D_DQ_BYTE6	GDDR3_50SE	GDDR3_DATA	FB B DQ<55..48>	69 71 78
FB_C_DQ_BYTE7	GDDR3_50SE	GDDR3_DATA	FB B DQ<63..56>	69 71 78
FB_D_DQ_BYTE7	GDDR3_50SE	GDDR3_DATA	FB B DQ<4>	69 71 78
FB_C_DQ_BYTE8	GDDR3_50SE	GDDR3_DATA	FB B DQ<5>	69 71 78
FB_D_DQ_BYTE8	GDDR3_50SE	GDDR3_DATA	FB B DQ<6>	69 71 78
FB_C_DQ_BYTE9	GDDR3_50SE	GDDR3_DATA	FB B DQ<7>	69 71 78
FB_D_DQ_BYTE9	GDDR3_50SE	GDDR3_DATA	FB B DQ<5>	69 71 78
FB_C_DQ_BYTE10	GDDR3_50SE	GDDR3_DATA	FB B DQ<6>	69 71 78
FB_D_DQ_BYTE10	GDDR3_50SE	GDDR3_DATA	FB B DQ<7>	69 71 78

### G84M Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
(CK505_DOT96)	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M	30 72 73
CK505_CLK27MSS	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M_SS	30 72 73
LVDS_L_CLK	LVDS_100D	LVDS	LVDS L CLK P	74 76
LVDS_L_CLK	LVDS_100D	LVDS	LVDS L CLK N	74 76
LVDS_L_DATA	LVDS_100D	LVDS	LVDS L DATA P<2..0>	74 76
LVDS_L_DATA	LVDS_100D	LVDS	LVDS L DATA N<2..0>	74 76
LVDS_L_DATA	LVDS_100D	LVDS	NC LVDS L DATAP<3>	73 74
LVDS_L_DATA	LVDS_100D	LVDS	NC LVDS L DATAN<3>	73 74
LVDS_U_CLK	LVDS_100D	LVDS	LVDS U CLK P	74 76
LVDS_U_CLK	LVDS_100D	LVDS	LVDS U CLK N	74 76
LVDS_U_DATA	LVDS_100D	LVDS	LVDS U DATA P<2..0>	74 76
LVDS_U_DATA	LVDS_100D	LVDS	LVDS U DATA N<2..0>	74 76
LVDS_U_DATA	LVDS_100D	LVDS	NC LVDS U DATAP<3>	73 74
LVDS_U_DATA	LVDS_100D	LVDS	NC LVDS U DATAN<3>	73 74
TMDS_CLK	TMDS_100D	TMDS	TMDS CLK P	74 80
TMDS_CLK	TMDS_100D	TMDS	TMDS CLK N	74 80
TMDS_DATA	TMDS_100D	TMDS	TMDS DATA P<5..0>	74 80
TMDS_DATA	TMDS_100D	TMDS	TMDS DATA N<5..0>	74 80
VGA_B_TV_C	VGA_50S	VGA	GPU TV C VGA R	73 80
VGA_G_TV_Y	VGA_50S	VGA	GPU TV Y VGA G	73 80
VGA_B_TV_COMP	VGA_50S	VGA	GPU TV COMP VGA B	73 80
VGA_50S	VGA_50S	VGA	GPU VGA R	73 74
VGA_50S	VGA_50S	VGA	GPU VGA G	73 74
VGA_50S	VGA_50S	VGA	GPU VGA B	73 74
VGA_50S	VGA_50S	VGA	GPU TV C	73 74
VGA_50S	VGA_50S	VGA	GPU TV Y	73 74
VGA_50S	VGA_50S	VGA	GPU TV COMP	73 74
VGA_SYNC	VGA_55S	VGA_SYNC	GPU VGA HSYNC	74 80
VGA_SYNC	VGA_55S	VGA_SYNC	GPU VGA VSYNC	74 80

### GPU (G84M) Constraints

SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/02/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	90	92

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILLS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PP1V8_MEM	*	PWR_P2MM
MEM_CMD	PP1V8_MEM	*	PWR_P2MM
MEM_CTRL	PP1V8_MEM	*	PWR_P2MM
MEM_DATA	PP1V8_MEM	*	PWR_P2MM
MEM_DQS	PP1V8_MEM	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
DMI	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

## Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_70D	BOTTOM			0.127 MM	6.35 MM		

Allow 0.1 mm necks for >0.1 mm lines between thru-hole SO-DIMM pins.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	OVERRIDE	OVERRIDE	0.100 MM	2.54 MM	OVERRIDE	OVERRIDE
MEM_70D	ISL10			0.100 MM	2.54 MM		
MEM_85D	ISL4, ISL10			0.100 MM	2.54 MM		

## Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	BGA	100_DIFF_BGA
TMDS_100D	BGA	100_DIFF_BGA
SATA_100D	BGA	100_DIFF_BGA

## M87 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
(PCIE_EXCARD)	PCIE_100D	PCIE	PCIE_EXCARD R2D P 34
(PCIE_EXCARD)	PCIE_100D	PCIE	PCIE_EXCARD R2D N 34
(PCIE_MINI)	PCIE_100D	PCIE	PCIE_MINI R2D P 34
(PCIE_MINI)	PCIE_100D	PCIE	PCIE_MINI R2D N 34
	ENET_100D	ENET_MDI	ENET_MDI R P<3..0> 37
	ENET_100D	ENET_MDI	ENET_MDI R N<3..0> 37
	ENET_100D	ENETCONN	ENETCONN P<3..0> 37
	ENET_100D	ENETCONN	ENETCONN N<3..0> 37
	FW_110D	FW_TP	FW_PORT0 TPA FL P 41
	FW_110D	FW_TP	FW_PORT0 TPA FL N 41
	FW_110D	FW_TP	FW_PORT0 TPB FL P 41
	FW_110D	FW_TP	FW_PORT0 TPB FL N 41
(SATA_A_R2D)	SATA_100D	SATA	SATA_A R2D UF P 81
(SATA_A_R2D)	SATA_100D	SATA	SATA_A R2D UF N 81
(SATA_A_D2R)	SATA_100D	SATA	SATA_A D2R UF P 81
(SATA_A_D2R)	SATA_100D	SATA	SATA_A D2R UF N 81
(USB_EXT_A)	USB_90D	USB	USB2_EXT_A MUXED P 43
(USB_EXT_A)	USB_90D	USB	USB2_EXT_A MUXED N 43
(USB_EXT_A)	USB_90D	USB	USB2_RT P 43
(USB_EXT_A)	USB_90D	USB	USB2_RT N 43
(USB_EXTD)	USB_90D	USB	USB_WWAN F P 43
(USB_EXTD)	USB_90D	USB	USB_WWAN F N 43
(USB_CAMERA)	USB_90D	USB	USB_CAMERA F P 7 44
(USB_CAMERA)	USB_90D	USB	USB_CAMERA F N 7 44
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GFXIMVP6_VSEN_P 75
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GFXIMVP6_VSEN_N 75
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	NBCOREISNS_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	NBCOREISNS_N 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8ISNS_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8ISNS_N 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V25ISNS_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V25ISNS_N 50
THERM_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS_D2_P 7 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS_D2_N 7 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	CPU_THERMD_P 10 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	CPU_THERMD_N 10 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	GPUTHMSNS_D_P 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	GPUTHMSNS_D_N 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	GPU_TDIODE_P 51 72 73
THERM_DIFFPAIR	THERM_1T01_55S	THERM	GPU_TDIODE_N 51 72 73
THERM_DIFFPAIR	THERM_1T01_55S	THERM	HSTHMSNS_D_P 7 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	HSTHMSNS_D_N 7 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	RSFSTHMSNS_D_P 7 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	RSFSTHMSNS_D_N 7 51
	LVDS_100D	LVDS	LVDS_L_CLK_CONN_F_P 76
	LVDS_100D	LVDS	LVDS_L_CLK_CONN_F_N 76
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8ISNS_R_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8ISNS_R_N 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GUISNS_R_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GUISNS_R_N 50
	TMDS_100D	TMDS	TMDS_CLK_R_P 80
	TMDS_100D	TMDS	TMDS_CLK_R_N 80
	TMDS_100D	TMDS	TMDS_CLK_F_P 80
	TMDS_100D	TMDS	TMDS_CLK_F_N 80
	TMDS_100D	TMDS	TMDS_DATA_F_P<5..0> 80
	TMDS_100D	TMDS	TMDS_DATA_F_N<5..0> 80
(VGA_R_TV_Y)	VGA_50S	VGA	VGA_R 80
(VGA_G_TV_C)	VGA_50S	VGA	VGA_G 80
(VGA_B_TV_COMP)	VGA_50S	VGA	VGA_B 80
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_HSYNC_R 80
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_VSYNC_R 80
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_HSYNC 80
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_VSYNC 80
	PP1V8_MEM		PP1V8_S3 8 31 32 38 50 62 91
	PP1V8_MEM		PP1V8_S3 8 31 32 38 50 62 91
	GND		GND
	ENET_POWER		ENET_POWER
	SB_POWER		PP3V3_S5 8 24 25 26 27 28 46 48 56 58 60
	SB_POWER		PP3V3_S0 8 24 25 26 27 28 46 48 56 58 60
	SB_POWER		PP1V5_S0 8 11 12 22 26 27 34 63
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GUISNS_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GUISNS_N 50
	FW_POWER		FW_POWER

## Project Specific Constraints

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	91	92

# M75 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
55_OHM_SE	ISL2, ISL11	Y	0.250 MM	0.076 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
46_OHM_SE	TOP, BOTTOM	Y	0.126 MM	0.126 MM			
46_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
40_OHM_SE	*	Y	0.131 MM	0.131 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.149 MM	0.149 MM		0.125 MM	0.125 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.149 MM	0.149 MM		0.125 MM	0.125 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.115 MM	0.115 MM		0.125 MM	0.125 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.115 MM	0.115 MM		0.125 MM	0.125 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.101 MM	0.101 MM		0.125 MM	0.125 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.101 MM	0.101 MM		0.125 MM	0.125 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	N	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM


NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

## PCB Rule Definitions

SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/03/2007

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	92	92