

K36A MLB SCHEMATIC

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
S		636816	PRODUCTION RELEASED	10/08/08	

10/08/2008

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	RX	09/05/2006
2	2	System Block Diagram	RX	05/11/2006
3	3	Power Block Diagram	MK	06/30/2005
4	4	CONFIGURATION OPTIONS	RX	07/18/2005
5	5	L	RX	N/A
6	7	FUNC TEST 1 OF 2	RX	07/25/2005
7	8	Power Aliases	MK	06/15/2006
8	9	SIGNAL ALIAS /RESET	RX	07/17/2006
9	10	CPU FSB	RX	11/12/2006
10	11	CPU Power & Ground	RX	T9_MLB_NOME
11	12	CPU Decoupling & VID	RX	MSARWAR
12	13	CPU ITP700FLEX DEBUG	ES	MASTER
13	14	NB CPU Interface	ES	T9_MLB
14	15	NB PEG / Video Interfaces	ES	T9_MLB
15	16	NB Misc Interfaces	ES	T9_MLB
16	17	NB DDR2 Interfaces	ES	T9_MLB
17	18	NB Power 1	ES	T9_MLB
18	19	NB Power 2	ES	T9_MLB
19	20	NB Grounds	ES	T9_MLB
20	21	NB Standard Decoupling	ES	WFERRY
21	22	NB Graphics Decoupling	ES	WFERRY
22	23	SB Enet, Disk, FSB, LPC	RX	T9_MLB
23	24	SB PCI, PCIe, DMI, USB	RX	T9_MLB
24	25	SB Pwr Mgt, GPIO, Clink	RX	T9_MLB
25	26	SB Power & Ground	RX	T9_MLB
26	27	SB Decoupling	RX	WFERRY
27	28	SB Misc	RX	NB
28	29	Clock (CK505)	DK	DSIMON
29	30	Clock Termination	DK	DSIMON-WF
30	31	DDR2 SO-DIMM Connector A	LD	MEMORY
31	32	DDR2 SO-DIMM Connector B	LD	MEMORY
32	33	Memory Active Termination	LD	MEMORY
33	34	AIRPORT CONNECTOR	LT	ENET
34	37	Ethernet (Yukon)	LT	USB
35	38	Yukon Power Control	LT	USB
36	39	ETHERNET CONNECTOR	LT	USB
37	40	FIREWIRE CONTROLLER	LT	ENET
38	43	FIREWIRE PORT	LT	GPU
39	44	PATA CONNECTOR	DK	GPU
40	45	SATA CONNECTOR	RX	GPU
41	46	USB EXTERNAL CONNECTORS	LT	USB
42	47	CONNECTOR MISC	LT	USB
43	48	IR CONTROLLER & BT INTERFACE	LT	USB
44	49	SMC	LD	T9_MLB
45	50	SMC SUPPORT	LD	GPU


Page	(.csa)	Contents	Sync	Date
46	51	LPC+ Debug Connector	LD	WFERRY
47	52	SMBUS CONNECTIONS	LD	WFERRY
48	53	CPU Current & Voltage Sense	ES	GPU
49	55	TEMPERATURE SENSE	ES	GPU
50	56	Fan	LD	ENET
51	59	SMS	MK	SMC
52	61	SPI ROMs	RX	WFERRY
53	62	AUDIO: CODEC	RX	M70AUDIO
54	66	AUDIO: SPEAKER AMP	RX	M70AUDIO
55	67	AUDIO: JACK	RX	M70AUDIO
56	68	AUDIO: JACK TRANSLATORS	RX	M70AUDIO
57	69	DC-In & Battery Connectors	RX	POWER
58	70	S0 FETS & Power Sequencing	MK	DSIMON-WF
59	71	IMVP6 CPU VCore Regulator	MK	POWER
60	72	Render VCore Supplies	MK	GPU
61	73	1.5V / 1.05V Supplies	MK	POWER
62	75	1.8V/0.9V Supplies	MK	POWER
63	76	5V/3.3V Supplies	MK	POWER
64	77	3.42V/1.25V Switcher	MK	ENET
65	78	S3 FET & S3/S5 Control	MK	DSIMON-WF
66	79	PBUS Supply/Battery Charger	MK	SMC
67	90	INVERTER, LVDS, TMDS	MK	GPU
68	92	EXTERNAL TMDS	ES	GRAPHIC
69	94	MINI-DVI CONNECTOR	ES	EUGENE
70	100	CPU/FSB Constraints	ES	WFERRY
71	101	NB Constraints	RX	WFERRY
72	102	Memory Constraints	ES	WFERRY
73	103	SB Constraints (1 of 2)	LD	WFERRY
74	104	SB Constraints (2 of 2)	RX	WFERRY
75	105	Clock Constraints	RX	WFERRY
76	106	FireWire & SMC Constraints	DK	WFERRY


K36A EE DRIS:

DK-DINESH KUMAR

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7559	1	SCHEM, MLB, K36A	SCH	CRITICAL	
820-2279	1	PCBF, MLB, K36	PCB	CRITICAL	


DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY	
X.XX :	_____			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
X.XXX :	_____			I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
ANGLES :	_____			II. NOT TO REPRODUCE OR COPY IT	
DO NOT SCALE DRAWING				III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
 THIRD ANGLE PROJECTION		RELEASE	SCALE	TITLE	
			NONE	SCHEM, MLB, K36A	
		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	DRAWING NUMBER	REV. S
				051-7559	
				SHEET 1 OF 106	



System Block Diagram
 SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7559	S
SCALE		SHT	OF
NONE		2	106

K36A POWER SYSTEM ARCHITECTURE



Power Block Diagram

SYNC_MASTER=POWER SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	NONE	SHT	3 OF 106

Page Notes

Power aliases required by this page:
(NONE)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

BOM OPTION

BOMOPTION	K36 GOOD 630-9104 PVT	K36 BETTER 630-9105 PVT	K36 BEST 630-9106 PVT	M70 GOOD 630-7935 CONCEPT
COMMON	V	V	V	V
ALTERNATE	V	V	V	V
ARB_ONLY				
K36	V	V	V	V
LPCPLUS				V
INVERTER_BUF	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V
INVERTER_UNBUF	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V
ITP				V
NO_REBOOT_MODE				
NBCFG_DMI_REVERSE				
NBCFG_DMI_X2				
NBCFG_DYN_ODT_DISABLE				
NBCFG_PEG_REVERSE				
NBCFG_SDVO_AND_PCIE				
GOOD	V			V
BETTER		V		V
BEST			V	V
K36_PGM	V	V	V	V
YUKON_EC				V
YUKON_ULTRA	V	V	V	V
NORMAL	V	V		V
FANCY			V	V
STANDOFF	V	V	V	V
ODD_PWR_CORE	V	V	V	V
ODD_PWR_RESUME				V
ISL6126	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	
ISL6130	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V

BOARD STACK-UP AND CONSTRUCTION

Top	SIGNAL
2	GROUND
3	SIGNAL(High Speed)
4	SIGNAL(High Speed)
5	GROUND
6	POWER
7	POWER
8	GROUND
9	SIGNAL(High Speed)
10	SIGNAL(High Speed)
11	GROUND
BOTTOM	SIGNAL

MLB STACKUP		
LAYER	THICKNESS (MM)	TRACE WIDTH (MM)
CONFORMAL_COAT		
L1 SIGNAL(TOP)	0.047	0.1
L1-L2	0.07	
L2 GROUND	0.014	---
L2-L3	0.076	
L3 SIGNAL	0.014	0.079
L3-L4	0.156	
L4 SIGNAL	0.014	0.079
L4-L5	0.076	
L5 GND	0.014	---
L5-L6	0.07	
L6 POWER	0.031	---
L6-L7	0.076	
L7 POWER	0.031	---
L7-L8	0.07	
L8 GROUND	0.014	---
L8-L9	0.076	
L9 SIGNAL	0.014	0.1
L9-L10	0.156	
L10 SIGNAL	0.014	0.1
L10-L11	0.076	
L11 GROUND	0.014	0.1
L11-L12	0.07	
L12 SIGNAL(BOTTOM)	0.047	0.1
CONFORMAL_COAT		
TOTAL	1.276	---

BOM TABLE FOR HF POSCAPS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
128S0147	4	HF VERSION OF 128S0057	C4610,C4611,C6830,C6831	CRITICAL	K36
128S0164	3	HF VERSION OF 128S0073	C2130,C2716,C7543	CRITICAL	K36
128S0148	1	HF VERSION OF 128S0085	C6605	CRITICAL	K36
128S0169	3	HF VERSION OF 128S0111	C7220,C7352,C7542	CRITICAL	K36
128S0160	2	HF VERSION OF 128S0113	C2173,C2700	CRITICAL	K36
128S0150	6	HF VERSION OF 128S0115	C6204,C6205,C7651,C7652,C7691,C7692	CRITICAL	K36
128S0157	1	HF VERSION OF 128S0122	C2220	CRITICAL	K36
128S0162	1	HF VERSION OF 128S0123	C2140	CRITICAL	K36
128S0135	2	HF VERSION OF 128S0129	C6601,C6603	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3592	1	IC,PDC,SLAPS,PRQ,M0/3M,2.1/0.85,479FCBGA	U1000	CRITICAL	GOOD
337S3576	1	IC,PDC,SLAPS,PRQ,M0/3M,2.4/0.85,479FCBGA	U1000	CRITICAL	BETTER
337S3576	1	IC,PDC,SLAPS,PRQ,M0/3M,2.4/0.85,479FCBGA	U1000	CRITICAL	BEST
337S3586	1	IC,PDC,Q727,Q5,C9,2.1/0.85,3M,479FCBGA	U1000	CRITICAL	GOOD_FUSED
337S3587	1	IC,PDC,Q727,Q5,B0M-DTS,M0,2.1/0.85,3M,479FCBGA	U1000	CRITICAL	GOOD_NON_DTS
337S3561	1	IC,PDC,Q727,Q5,C9,2.4/0.85,3M,479FCBGA	U1000	CRITICAL	BETTER_FUSED
337S3561	1	IC,PDC,Q727,Q5,C9,2.4/0.85,3M,479FCBGA	U1000	CRITICAL	BEST_FUSED

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3598	337S3592	?	U1000	THERMTRIP SCREENED
337S3599	337S3586	?	U1000	THERMTRIP SCREENED
337S3600	337S3576	?	U1000	THERMTRIP SCREENED
337S3604	337S3561	?	U1000	THERMTRIP SCREENED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0516	1	IC,CRESTLINE,GM965,667	U1400	CRITICAL	K36
338S0434	1	IC,ICHS,BGA	U2300	CRITICAL	K36
516-0162	2	IN-LINE SODIMM CONNECTOR	J3101,J3201	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S2273	1	IC,16MBIT 8PIN SPI FLASH ROM,FOR K36A	U6100	CRITICAL	K36_PGM
341S2060	1	IC,EEPROM,SERIAL IIC,8KBIT,S08	U3780	CRITICAL	K36_PGM
341S2275	1	IC,SMC,HSS/2116 FOR K36A	U4900	CRITICAL	K36_PGM
341S2093	1	IC,CYPRSS,CY7C63833,ENCORE_I1,USB_CONTR	U4800	CRITICAL	K36_PGM

LOCKED BOOTROM PN 341S2274 FOR K36A


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:OPH	CRITICAL	GOOD
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:OPJ	CRITICAL	BETTER
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:OPK	CRITICAL	BEST

CONFIGURATION OPTIONS

SYNC_MASTER=SMC SYNC_DATE=07/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT	OF	106
NONE	4		

Functional Test Points

Power Supply NO_TESTS

NO_TEST		
1E33	IMVP6_RBIAS	59A4 59B7
1E34	IMVP6_COMP	59A4 59B7
1E35	5VS5_RUNSS	63B5 65C5
1E36	1V5S0_RUNSS	59B1 61B5

Fan Connectors Battery Digital Connector

FAN CONNECTORS		BATTERY		DIGITAL CONNECTOR	
FUNC_TEST		FUNC_TEST		FUNC_TEST	
1E37	=PP5V_S0_FAN_RT	7A7	5004	1E37	SMC_BS_ALERT_L
1E38	FAN_RT_PWM	50B3		1E38	SMBUS_BATT_SCL_F
1E39	FAN_RT_TACH	50C3		1E39	SMBUS_BATT_SDA_F
1E40	=PP3V3_S0_FAN_RT	704	5004	1E40	BATT_POS
1E41	SMC_FAN_1_CTL	44A8	50B4	1E41	BATT_NEG
1E42	SMC_FAN_1_TACH	44A8	50C4		

CLOCK NO_TESTS

NO_TEST		
1E3A	TRUE	CK505_CPU0_N
1E3B	TRUE	CK505_CPU0_P
1E3C	TRUE	CK505_CPU1_N
1E3D	TRUE	CK505_CPU1_P
1E3E	TRUE	CK505_CPU2_ITP_SRC10_N
1E3F	TRUE	CK505_CPU2_ITP_SRC10_P
1E43	TRUE	CK505_DOT96_27M_N
1E44	TRUE	CK505_DOT96_27M_P
1E45	TRUE	CK505_LVDS_N
1E46	TRUE	CK505_LVDS_P
1E47	TRUE	CK505_PCIF1_CLK
1E48	TRUE	CK505_SRC2_N
1E49	TRUE	CK505_SRC2_P
1E4A	TRUE	CK505_SRC4_N
1E4B	TRUE	CK505_SRC4_P
1E4C	TRUE	CK505_SRC5_N
1E4D	TRUE	CK505_SRC5_P
1E4E	TRUE	CK505_SRC6_N
1E4F	TRUE	CK505_SRC6_P
1E50	TRUE	CK505_SRC8_N
1E51	TRUE	CK505_SRC8_P

LPC+ Debug Connector

FUNC_TEST		
1E52	TRUE	=PP3V42_G3H_LPCPLUS
1E53	TRUE	=PP5V_S0_LPCPLUS
1E54	TRUE	LPC_AD<0>
1E55	TRUE	LPC_AD<1>
1E56	TRUE	LPC_FRAME_L
1E57	TRUE	PM_CLKRUN_L
1E58	TRUE	BOOT_LPC_SPI_L
1E59	TRUE	SMC_TMS
1E60	TRUE	DEBUG_RESET_L
1E61	TRUE	SMC_TRST_L
1E62	TRUE	SMC_TDO
1E63	TRUE	SMC_MD1
1E64	TRUE	SMC_TX_L
1E65	TRUE	FWH_INIT_L
1E66	TRUE	PCI_CLK33M_LPCPLUS
1E67	TRUE	LPC_AD<2>
1E68	TRUE	LPC_AD<3>
1E69	TRUE	INT_SERIRO
1E70	TRUE	PM_SUS_STAT_L
1E71	TRUE	SMC_TDI
1E72	TRUE	SMC_TCK
1E73	TRUE	SMC_RESET_L
1E74	TRUE	SMC_NMI
1E75	TRUE	SMC_RX_L
1E76	TRUE	LINDACARD_GPIO

Audio FUNC TEST

1E77	TRUE	=PP5V_S0_AUDIO_AMP
1E78	TRUE	=PP5V_S0_AUDIO
1E79	TRUE	GND_AUDIO_AMP
1E80	TRUE	GND_AUDIO_CODEC
1E81	TRUE	ACZ_SDATIN<0>
1E82	TRUE	ACZ_SDATOUT
1E83	TRUE	ACZ_BITCLK
1E84	TRUE	ACZ_RST_L
1E85	TRUE	ACZ_SYNC

Battery FUNC TEST

1E86	TRUE	SMC_BATT_ISET
1E87	TRUE	SMC_BATT_CHG_EN
1E88	TRUE	SMC_BC_AOK
1E89	TRUE	SMC_ADAPTER_EN
1E90	TRUE	SMC_BATT_TRICKLE_EN_L
1E91	TRUE	SYS_ONEWIRE

USB FUNC TEST

1E92	TRUE	TP_USB_EXCARD_P
1E93	TRUE	TP_USB_EXCARD_N
1E94	TRUE	TP_USB_EXTC_P
1E95	TRUE	TP_USB_EXTC_N
1E96	TRUE	USB2_BT_F_P
1E97	TRUE	USB2_BT_F_N
1E98	TRUE	USB2_3G_F_N
1E99	TRUE	USB2_3G_F_P

FIREWARE NO_TESTS

NO_TEST		
1E5A	TRUE	FW_B_TPA_N_SPN
1E5B	TRUE	FW_B_TPA_P_SPN
1E5C	TRUE	FW_B_TPBIAS_SPN
1E5D	TRUE	FW_B_TPB_N_SPN
1E5E	TRUE	FW_B_TPB_P_SPN
1E5F	TRUE	FW_C_TPA_N_SPN
1E60	TRUE	FW_C_TPA_P_SPN
1E61	TRUE	FW_C_TPBIAS_SPN
1E62	TRUE	FW_C_TPB_N_SPN
1E63	TRUE	FW_C_TPB_P_SPN

Other Func Test Points

FUNC_TEST		
1E52	TRUE	=PP1V05_S0_REG
1I82	TRUE	SMBUS_SMC_B_S0_SCL
1E53	TRUE	SMBUS_SMC_B_S0_SDA
1E54	TRUE	PPFW_SWITCH
1E55	TRUE	SYS_LED_ANODE
1E56	TRUE	SMC_LID
1E57	TRUE	SMC_MANUAL_RST_L
1E58	TRUE	SMC_CPU_VSENSE
1E59	TRUE	ALL_SYS_PWRGD
1E60	TRUE	PPVCORE_S0_CPU
1E61	TRUE	PP1V05_S0_R
1E62	TRUE	PP1V05_S0
1E63	TRUE	PP1V8_S0
1E64	TRUE	PP3V3_S0
1E65	TRUE	PP5V_S0
1E66	TRUE	PP1V2_ENET_S0
1E67	TRUE	PP1V8_S3
1E68	TRUE	PP3V3_S3
1E69	TRUE	PP5V_S3
1E70	TRUE	PP3V3_S5
1E71	TRUE	PP5V_S5
1E72	TRUE	PP3V42_G3H
1E73	TRUE	PPBUS_G3H
1E74	TRUE	PP18V5_G3H
1E75	TRUE	PP0V9_S0
1E76	TRUE	PP3V3_S3_BT_F
1E77	TRUE	GND_BT_F

DC-JACK FUNC TEST

1E59	TRUE	ACIN_ENABLE_GATE
------	------	------------------

Battery charger FUNC TEST

1E58	TRUE	PPVBAT_G3H_CHGR_OUT
------	------	---------------------

INVERTER CONNECTOR FUNC TEST

1E56	TRUE	PPBUS_ALL_INV_CONN
1E57	TRUE	INV_GND
1E58	TRUE	PP5V_INV_F
1E59	TRUE	INV_BKLIGHT_PWM_L

MIC FUNC TEST

1E78	TRUE	MIC_HI
1E79	TRUE	MIC_LO
1E80	TRUE	MIC_SHIELD
1E81	TRUE	MIC_HI_CONN
1E82	TRUE	MIC_LO_CONN
1E83	TRUE	MIC_SHLD_CONN

SPEAKER FUNC TEST

1E84	TRUE	SPKRCONN_L_N_OUT
1E85	TRUE	SPKRCONN_L_P_OUT
1E86	TRUE	SPKRCONN_R_N_OUT
1E87	TRUE	SPKRCONN_R_P_OUT
1E88	TRUE	SPKRCONN_SUB_N_OUT
1E89	TRUE	SPKRCONN_SUB_P_OUT


THERMAL FUNC TEST

1E90	TRUE	THRM_HEATPIPE_P
1E91	TRUE	THRM_HEATPIPE_N
1E92	TRUE	THRM_DIMM_DX_F_N
1E93	TRUE	THRM_DIMM_DX_F_P
1E94	TRUE	THRM_FINSTACK_P
1E95	TRUE	THRM_FINSTACK_N

FUNC TEST 1 OF 2



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7559	S
SCALE	SHT	OF
NONE	7	106


"S0,S0M" RAILS




"S5" RAILS



"G3H" RAILS



"S3" RAILS




Power Aliases
 SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7559	S
SCALE	SHT	OF
NONE	8	106


(EMI PAD FOR INVERTER GONNECTOR)




SATA, LVDS CONNECTOR CHASSIS GND




I/O CONNECTOR CHASSIS GND



DIP DIMM CONNECTOR CHASSIS GND



CPU HEATSINK STANDOFF SCREW HOLE



LVDS ALIASES

Table listing LVDS aliases such as LVDS B CLK N, LVDS B CLK P, LVDS B DATA N<0>, etc.

PCI EXPRESS GRAPHICS ALIASES

Table listing PCI EXPRESS GRAPHICS aliases such as PEG D2R N<0>, PEG D2R N<1>, PEG D2R N<2>, etc.

NB CFG ALIASES

Table listing NB CFG aliases such as NB_CFG<3>, NB_CFG<4>, NB_CFG<6>, etc.

SATA ALIASES

Table listing SATA aliases such as SATA B D2R N, SATA B D2R P, SATA B R2D C_N, etc.

PCI_EXP ALIASES

Table listing PCI_EXP aliases such as TP_PCIE A D2R N, TP_PCIE A D2R P, TP_PCIE A R2D C_N, etc.

CLOCK ALIASES

Table listing CLOCK aliases such as TP_CK505_SRC1_N, TP_CK505_SRC1_P, TP_CK505_SRC3_N, etc.

SB ALIASES

Table listing SB aliases such as VR_PWRGD_CLKEN, SB_CLKIN_MPWRK, SB_SATA_CLKREQ_L, etc.


SO-DIMM ALIASES

Table listing SO-DIMM aliases such as MEM_A A<15>, MEM_B A<15>, TP_MEM_CLKP2, etc.

Ethernet ALIASES

Table listing Ethernet aliases such as PP3V3_S0_ENET, YUKON_EC_PP2V5_ENET.

AIRPORT CARD STANDOFF SCREW HOLE



FIREWIRE ALIASES

Table listing FIREWIRE aliases such as FW_B_TPBIAS, FW_B_TPA_P, FW_B_TPA_N, etc.

USB PORT [0] = External USB2.0 Port A

Table listing USB PORT [0] aliases such as USB2_EXTN_P, USB2_EXTN_N, EXTUSB_OC_L, etc.

USB PORT [1] = PCI-E Mini Card

Table listing USB PORT [1] aliases such as USB2_AIRPORT_P, USB2_AIRPORT_N, USB2_AIRPORT_N, etc.

USB PORT [2] = 3G USB

Table listing USB PORT [2] aliases such as USB2_3G_P, USB2_3G_N, USB_EXTD_P, etc.

USB PORT [3] = CAMERA

Table listing USB PORT [3] aliases such as USB2_CAMERA_P, USB2_CAMERA_N, USB_CAMERA_P, etc.

USB PORT [4] = IR CONTROLLER

Table listing USB PORT [4] aliases such as USB2_IR_P, USB2_IR_N, USB_IR_P, etc.

USB PORT [5] = Trackpad(Geyser)

Table listing USB PORT [5] aliases such as USB2_GEYSER_P, USB2_GEYSER_N, USB_TPAD_P, etc.

USB PORT [6] = BLUETOOTH

Table listing USB PORT [6] aliases such as USB2_BT_P, USB2_BT_N, USB_BT_P, etc.

USB PORT [7] = External USB2.0 Port B

Table listing USB PORT [7] aliases such as USB2_EXTB_P, USB2_EXTB_N, USB2_EXTB_N, etc.

USB PORT [8] = Unused

Table listing USB PORT [8] aliases such as TP_USB_EXCARD_P, TP_USB_EXCARD_N, USB_EXCARD_P, etc.

USB PORT [9] = Unused

Table listing USB PORT [9] aliases such as TP_USB_EXTC_P, TP_USB_EXTC_N, USB_EXTC_P, etc.

ANALOG SWITCH GPIO

Table listing ANALOG SWITCH GPIO aliases such as PM_EXTTTS_L<0>, PM_EXTTTS_L<1>.

NB ALIASES

Table listing NB aliases such as NB_CLKIN_MPWRK, NB_CLK96M_DOT_P, NB_CLK96M_DOT_N, etc.

Table with columns: PART#, QTY, DESCRIPTION, REFERENCE DESIGNATOR(S), BOM OPTION. Lists items like THERMAL STANDOFF, STANDOFF WIRELESS.

SIGNAL ALIAS /RESET

SYNC_MASTER=GPU SYNC_DATE=07/17/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






Table with columns: SIZE, DRAWING NUMBER, REV. Drawing number: D 051-7559, Rev: S. Scale: NONE, Sheet: 9 OF 106.



LAYOUT NOTE:
 COMP0, 2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1, 3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB
 SYNC_MASTER=T9_MLB_NAME SYNC_DATE=11/12/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	NONE	SHT	10 OF 106



(CPU CORE POWER)
=PPVCORE_S0_CPU 707 1085 1107 48B3 48B5

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep LFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

OMIT
U1000
MEROM
FCBGA
4 OF 4

- VID0 CPU VID<0>
- VID1 CPU VID<1>
- VID2 CPU VID<2>
- VID3 CPU VID<3>
- VID4 CPU VID<4>
- VID5 CPU VID<5>
- VID6 CPU VID<6>

- VCCSENSE CPU VCCSENSE_P
- VSSSENSE CPU VCCSENSE_N

=PPVCORE_S0_CPU 707 1007 1107 48B3 48B5

R1100
100
14
1/16W
RP-LF
2 402
PLACEMENT_NOTE=Place within 1 inch of CPU, no stub.

R1101
100
14
1/16W
RP-LF
2 402
PLACEMENT_NOTE=Place within 1 inch of CPU, no stub.

CPU Power & Ground

SYNC_MASTER=T9_MLB_NOME SYNC_DATE=11/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE: D DRAWING NUMBER: 051-7559 SHEET: 11 OF 106	REV. S
	SCALE: NONE	

Current numbers from Merom for Santa Rosa EMTS, doc #22221.


CPU VCORE HF AND BULK DECOUPLING
4x 330uF, 20x 10uF 0805

4885 4883 1007 1085 707=PPVCORE_S0_CPU


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)



LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE



LAYOUT NOTE:
PLACE ON BOTTOMSIDE

C1250, C1251, C1252 AND C1253 NEED TO USE 6mOHM CAPS.


VCCA (CPU AVdd) DECOUPLING



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING

1205 1283 1007 905 905 986 985 707=PP1V05_S0_CPU




LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=MSARWAR SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7559 S

SCALE SHEET OF


NONE 12 OF 106

www.laptop-schematics.com

CPU ITP700FLEX DEBUG SUPPORT

www.laptop-schematics.com

www.laptop-schematics.com




(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
(DEBUG PORT ACTIVE)
(DBR# TO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
(DEBUG PORT RESET)


ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG
SYNC_MASTER=MASTER SYNC_DATE=5/23/05

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	NONE	SHT	13 OF 106





NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHEET		OF
NONE	14		106

LVDS Disable
 Can leave all signals NC if LVDS is not implemented.
 Tie VCC_TX_LVDS and VCCA_LVDS to GND.
 If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC
 Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.




TV-Out Disable / CRT Enable
 Tie TVx_DAC and TVx_RTIN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
 Tie TVx_DAC, TVx_RTIN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
 Can tie the following rails to GND:
 VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VCCD_TVVDAC powered and filtered at all times!

Internal Graphics Disable
 Follow instructions for LVDS and CRT & TV-Out Disable above.
 Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
 Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
 Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
 Tie VCCA_DPLL and VCCA_DPLL to VCC (VCore).
 Tie VCC_AXG and VCC_AXG_NCTF to GND.
 Leave GFX_VID<3..0> and GFX_VR_EN as NC.




SDVO Alternate Function
 SDVO_TVCLKIN#
 SDVO_INT#
 SDVO_FLDSTALL#

SDVO_TVCLKIN
 SDVO_INT
 SDVO_FLDSTALL


SDVOB_RED#
 SDVOB_GREEN#
 SDVOB_BLUE#
 SDVOB_CLKN
 SDVOC_RED#
 SDVOC_GREEN#
 SDVOC_BLUE#
 SDVOC_CLKN

SDVOB_RED
 SDVOB_GREEN
 SDVOB_BLUE
 SDVOB_CLKP
 SDVOC_RED
 SDVOC_GREEN
 SDVOC_BLUE
 SDVOC_CLKP



NB PEG / Video Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	NONE	SHT	15 OF 106



NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent SDVO/PCIe x1 or PCIe x16 Low = Only SDVO

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation

NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access


NB Misc Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHEET	OF
	NONE	16	106



D

C

B

A

D


C

B


A

NB DDR2 Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT	OF	REV.
NONE	17	106	




Current numbers from Crestline EDS, doc #21749.



Current numbers from Crestline EDS, doc #21749.

NB Power 2
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT	OF	REV.
NONE	19	106	



Crestline Thermal Diode Pins
 Mainly for investigation. If not used,
 alias these nets directly to GND.


=NB TDE_SENSE BA.2
 NOTE: TDE = _P
 =NB TDE_FORCE BA.2
 =NB TDB_FORCE BA.2
 NOTE: TDB = _N
 =NB TDB_SENSE BA.2

NB Grounds
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT		OF
NONE	20		106

D

D



C

C




B

B




A

A




LAYOUT NOTE: PLACE THOSE COMPONENT CLOSE TO GMCH



NB Standard Decoupling
 SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	NONE	SHT	21 OF 106

Current numbers from Crestline EDS Addendum, doc #20127.



NOTE: This filter is required even if using only external graphics.
 VCCD_TV DAC also powers internal thermal sensors.

Layout Note:
 These 4 caps should be within 6.35 mm of NB edge

Layout Note:
 These 2 caps should be within 6.35 mm of NB edge

Layout Note:
 These 8 caps should be within 6.35 mm of NB edge

Layout Note: Route to cap, then GND

Layout Note: Route to caps, then GND

NEED TO FIND A "1fGH, 500MA, 78MOHM" INDUCTOR
 WF: Should be 1uH, 30% L2220

WARNING VOLTAGE DROP
 Vout = 1.204V * (Ra + Rb)/Rb
 Ra || Rb should be 19Kohms


WF: Is this the best part to use?
 WF: Check C2266 value, R2267 value

NB Graphics Decoupling

SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
NONE	D 051-7559	S
SCALE	SHT	OF
NONE	22	106



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOOUT	INTEGRATED PD
ACC_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT	OF	REV.
NONE	23	106	

D

C

B



A


D

C

B

A





U2300 ICH8M (4 OF 6)


Pin	Signal	Component
73A3 4708	SMB_CLK	R2532
73A3 4709	SMB_DATA	R2535
74A3 4710	CLINK_WLAN_RESET_L	R2533
73A3 47A8	SMB_MF_CLK	R2534
73A3 47A9	SMB_MF_DATA	R2533
24A5	PM_RI_L	R2536
46B4 44C5 6C2	PM_SUS_STAT_L	R2536
44B8 27C5	PM_SYSRST_L	R2536
15B6	PM_BMBUSY_L	R2536
46B4 24A7 6C2	LINDACARD_GPIO	R2536
29C2 28C4	PM_STPPCI_L	R2536
29C2 28C4	PM_STPCPU_L	R2536
46B6 44C5 37A5 6C2	PM_CLKRUN_L	R2536
34B8 33C5	PCIE_WAKE_L	R2536
46B4 44C5 6C2	INT_SERIRQ	R2536
44B8	SMC_RUNTIME_SCI_L	R2536
44C5	SMC_WAKE_SCI_L	R2536
884	VR_PWRGD_CLKEN	R2536
37A5 24A5	PCI_PME_FW_L	R2536
24A5	LAN_PHYPC	R2536
24B5 884	EXTGPU_RST_L	R2536
24A5	SATA_B_PWR_EN_L	R2536
24A7	FMH_MFG_MODE	R2536
884	SB_SATA_CLKREQ_L	R2536
15A3	TP_SB_TP3	R2536
24C5	TP_SB_GPIO6	R2536
24C5 884	EXTGPU_RST_L	R2536
24C5	SATA_B_PWR_EN_L	R2536
37A5 24C5	PCI_PME_FW_L	R2536
24C5	PM_RI_L	R2536
44B8 24C3	PM_BATLOW_L	R2536
24C5	LAN_PHYPC	R2536
24B3	SB_GPIO10_CL1	R2536
24B3	SB_GPIO14_CL2	R2536

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

LAYOUT NOTE:
PLACE R2511-16 WHERE PHYSICALLY ACCESSIBLE


SB Pwr Mgt, GPIO, Clink
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	OF
	NONE	25	106




Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

NOTE:
VccHDA and VccSusHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.



SB Power & Ground			
SYNC_MASTER=T9_MLB	REV.		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE D	DRAWING NUMBER 051-7559	REV. S
	SCALE NONE	SHEET 26	OF 106



SB Decoupling

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7559	S
SCALE		SHT	OF
		27	106

Platform Reset Connections


Unbuffered




Buffered



RTC Battery Connector





SB RTC Crystal Circuit



This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Silk: "SYS RST"



Pulled a new APN for U2803(0.6mm max 2-input NAND gate-APN:311S0304 It may take a few days before this is done through This will allow us to sequence this part under wireless card


Initial resistor values are based on CRB, but may change after characterization.

SB Misc	
SYNC_MASTER=NB	SYNC_DATE=07/26/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT	OF	REV.
NONE	28	106	

SELIGO RECOMMEND TO REMOVE L2903,R2900,C2907,C2910
R2901,L2902,C2916,C2911,C2914 and R2902

ORIGINAL DESIGN:
USE 155S0302 FOR L2902(R2906) AND L2903(R2907)
STUFF C2907,C2910,C2916,C2911,C2914
USE 2.2OHM FOR R2900,R2901 AND 1OHM FOR R2902



NEED TO CHECK CAP VALUE

(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

0 = VTT_PWRGD#/PD
1 = CKPWRGD/PD#
U2900 HAS INTERNAL PU ON PGMODE

475 OHM FOR CK410M
COMPATIBILITY
STUFF R2905 FOR CK410M MODE

FCTSEL1	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT96T	DOT96C	100MT_SST	100MC_SST
1	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM

Clock (CK505)

SYNC_MASTER=DSIMON SYNC_DATE=06/06/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
NONE	D 051-7559	S
SCALE	SHT 29	OF 106

CLK Termination




CLKREQ Controls




FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	1	166M
0	1	0	200M
1	1	0	400M
1	1	1	Resrvd
1	0	1	100M
1	0	0	333M

NOSTUFF R3082, R3086, R3090
 FOR MANUAL CPU FREQUENCY
 CPU speed is currently set to 200MHZ




Clock Termination
 SYNC_MASTER=DSIMON-WF SYNC_DATE=06/06/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: **D 051-7559** REV. S
 SCALE: NONE SHEET: 30 OF 106



DDR2 VRef

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes


- Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page: (NONE)

DDR2 Bypass Caps

(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.





DDR2 SO-DIMM Connector A
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


D	DRAWING NUMBER	REV.
	051-7559	S
SCALE	SHT	OF
NONE	31	106





DDR2 VREF (FOR CONNECTOR B)

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes


- Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
 - Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA
 - BOM options provided by this page:
 - (NONE)
- NOTE: This page does not supply VREF. The reference voltage must be provided by another page.

DDR2 Bypass Caps (For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.

DDR2 SO-DIMM Connector B			
SYNC_MASTER=MEMORY		SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER	REV.	
D	051-7559	S	
SCALE	SHT	OF	106
NONE	32	OF	106



D

D

C

C


B

B

A

A

One cap for each side of every RPAK, one cap for every two discrete resistors
 BOMOPTION shown at the top of each group applies to every part below it



LAYOUT NOTE: PLACE ONE CAP CLOSE TO EVERY TWO PULLUP RESISTORS TERMINATED TO PP0V9_S0_MEM_TERM

Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT	OF	
NONE	33	106	

D

C

B

A



AIRPORT CONNECTOR

SYNC_MASTER=ENET SYNC_DATE=08/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7559	S
SCALE		SHT	OF
NONE		34	106

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBL

BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: Yukon IC and EEPROM are OMITTED on this page. Proper part numbers must be called out elsewhere.


NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

	Yukon EC	Yukon Ultra
No link:	171 mA	130 mA
10 Mbps:	179 mA	130 mA
100 Mbps:	203 mA	150 mA
1000 Mbps:	426 mA	290 mA

	Yukon EC	Yukon Ultra
No link:	4 mA	60 mA
10 Mbps:	4 mA	70 mA
100 Mbps:	4 mA	70 mA
1000 Mbps:	4 mA	80 mA

	Yukon EC (2.5V)	Yukon Ultra (1.8V)
No link:	82 mA	0 mA
10 Mbps:	108 mA	30 mA
100 Mbps:	126 mA	40 mA
1000 Mbps:	218 mA	150 mA

#A4 = YUKON_EC_PP2V5_ENET
 Yukon EC: Alias to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF & 1x 0.001uF caps
 Yukon Ultra: Alias to GND



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:
 - Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
 - Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY
 - Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
 - Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)
 SYNC_MASTER=USB SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SCALE: NONE SHEET: 37 OF 106

SIZE: D DRAWING NUMBER: 051-7559 REV. S

ENET Enable Generation


"ENET" = "S0" || AC

3.3V ENET FET





Name	PM_SLP_S3_L	SMC_ADAPTER_EN	PM_ENET_EN_L	PM_ENET_EN	Yukon Power
Logic	S0	AC			Powered by S3
S0 on Battery	High (3.3V)	Low (0V)	Low (0V)	High (3.3V)	Power
S3 on Battery	Low (0V)	Low (0V)	High (3.3V)	Low (0V)	Power
S0 on AC	High (3.3V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S3 on AC	Low (0V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S5 on anything	N/A	N/A	N/A	N/A	No Power

1.9V ENET LDO



$$V_{out} = 1.2246V * (1 + R3821 / R3822)$$

1.2V ENET LDO




Yukon Power Control

SYNC_MASTER=USB SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.


D 051-7559 S

SCALE SHEET OF

NONE 38 OF 106



ETHERNET CONNECTOR



MIN_NECK_WIDTH=0.25MM
 ENET_BOB_SMITH_CAP
 MIN_LINE_WIDTH=0.6MM
 CRITICAL
 C3910
 10000PF
 10V
 50V
 CERM
 1206

PLACE C3911 AND C3912 ON EACH SIDE OF J3900

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0443	1	CONN, 8P RJ-45 JACK, TH, MG3, LF	J3900	CRITICAL	NORMAL
514-0475	1	CONN, 8P RJ-45 JACK, TH, BLACK, LF	J3900	CRITICAL	FANCY

ETHERNET CONNECTOR
 SYNC_MASTER=USB SYNC_DATE=09/14/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7559 REV. S
 SCALE: NONE SHEET: 39 OF 106

PAGE NOTES

INPUT
 =PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
 =PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
 PCI_GNT3_L - PCI GRANT FROM SB
 PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
 PCI_RST_L - PCI RESET FROM SB
 FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT
 PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
 PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
 FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
 FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
 FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT
 PCI_REQ3_L - PCI REQUEST TO SB
 PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
 INT_PIRQD_L - INTERRUPT TO SB
 PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

```

5/19/2005 - FIRST REVISION OF PAGE
6/21/2005 - CHANGED TITLE TO PP3V3_S0_FW
6/21/2005 - CHANGED PIN# TO PP3V3_S0_PCI
6/21/2005 - CHANGED TITLE TO PP3V3_S0_FW
6/21/2005 - CHANGED PIN# TO PP3V3_S0_PCI
6/21/2005 - CHANGED TITLE TO PP3V3_S0_FW
6/21/2005 - CHANGED PIN# TO PP3V3_S0_PCI
6/21/2005 - CHANGED TITLE TO PP3V3_S0_FW
6/21/2005 - CHANGED PIN# TO PP3V3_S0_PCI
6/21/2005 - CHANGED TITLE TO PP3V3_S0_FW
6/21/2005 - CHANGED PIN# TO PP3V3_S0_PCI
6/21/2005 - CHANGED TITLE TO PP3V3_S0_FW
6/21/2005 - CHANGED PIN# TO PP3V3_S0_PCI
    
```

MOBILE TURNS OFF CONTROLLER POWER DURING SLEEP
 0.001A DURING SLEEP

D

D

C





C

B

B

A

A



CONNECT TO VDD FOR 3.3V OPERATION

7403 2386	PCI AD<0>	F10	PCI_AD0
7403 2386	PCI AD<1>	G10	PCI_AD1
7403 2386	PCI AD<2>	H10	PCI_AD2
7403 2386	PCI AD<3>	H12	PCI_AD3
7403 2386	PCI AD<4>	J13	PCI_AD4
7403 2386	PCI AD<5>	J12	PCI_AD5
7403 2386	PCI AD<6>	K13	PCI_AD6
7403 2386	PCI AD<7>	K10	PCI_AD7
7403 2386	PCI AD<8>	L12	PCI_AD8
7403 2386	PCI AD<9>	M13	PCI_AD9
7403 2386	PCI AD<10>	L11	PCI_AD10
7403 2386	PCI AD<11>	M12	PCI_AD11
7403 2386	PCI AD<12>	M11	PCI_AD12
7403 2386	PCI AD<13>	N12	PCI_AD13
7403 2386	PCI AD<14>	M10	PCI_AD14
7403 2386	PCI AD<15>	N11	PCI_AD15
7403 2386	PCI AD<16>	M4	PCI_AD16
7403 2386	PCI AD<17>	N5	PCI_AD17
7403 2386	PCI AD<18>	N4	PCI_AD18
7403 2386	PCI AD<19>	M3	PCI_AD19
7403 2386	PCI AD<20>	M2	PCI_AD20
7403 2386	PCI AD<21>	N3	PCI_AD21
7403 2386	PCI AD<22>	K4	PCI_AD22
7403 2386	PCI AD<23>	M1	PCI_AD23
7403 2386	PCI AD<24>	K2	PCI_AD24
7403 2386	PCI AD<25>	J4	PCI_AD25
7403 2386	PCI AD<26>	K1	PCI_AD26
7403 2386	PCI AD<27>	J2	PCI_AD27
7403 2386	PCI AD<28>	J1	PCI_AD28
7403 2386	PCI AD<29>	H2	PCI_AD29
7403 2386	PCI AD<30>	H4	PCI_AD30
7403 2386	PCI AD<31>	H1	PCI_AD31
7403 2386	PCI_C_BE_L<0>	M12	PCI_CBE0*
7403 2386	PCI_C_BE_L<1>	M9	PCI_CBE1*
7403 2386	PCI_C_BE_L<2>	L3	PCI_CBE2*
7403 2386	PCI_C_BE_L<3>	L1	PCI_CBE3*
7403 2386	PCI_PAR	N10	PCI_PAR*
7403 2386	PCI_FRAME_L	N6	PCI_FRAME*
7403 2386	PCI_IRDY_L	M6	PCI_IRDY*
7403 2386	PCI_TRDY_L	N7	PCI_TRDY*
7403 2386	PCI_DEVSEL_L	N8	PCI_DEVSEL*
7403 2386	PCI_STOP_L	M7	PCI_STOP*
7403 2386	FW PCI IDSEL	L2	PCI_IDSEL
7403 2386	PCI FW REQ_L	E2	PCI_REQ*
7403 2386	PCI FW GNT_L	E1	PCI_GNT*
7403 2386	PCI_PERR_L	M8	PCI_PERR*
7403 2386	PCI_SERR_L	N9	PCI_SERR*
7583 2383	PCI_CLK33M	FWG2	PCI_CLK*
4409 2408	PM_CLKRUN_L	D1	PCI_CLKRUN*
2348 2361	INT_PIRQD_L	D2	PCI_INTA*
2405 2445	PCI PME FW_L	E2	PCI_PME*

R4032 100
 THIS IS FROM ICH-8
 PLACE R4032 VERY CLOSE TO SB

FIREWIRE CONTROLLER
 SYNC_MASTER=ENESYNC_DATE=08/30/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7559	S
SCALE	SHT	OF
NONE	40	106



Page Notes

INPUT:
 =PPBUS_FW - PORT POWER
 =PP3V3_S5_FW - DIGITAL POWER
 =GND_CHASSIS_FW_PORT0 - CHASSIS GROUND
 =FWPWR_PWRON - ADDITIONAL POWER CONTROL

INPUT/OUTPUT:
 FW_TPA0_P/N,FW_TPBO_P/N,FW_TPBAS0 - FIREWIRE DIFF PAIRS

OUTPUT:
 FW_PCO - POWER CLASS IDENTIFIER (SINGLE PORT - TIE LOW)


PAGE HISTORY

5/19/05 - INITIAL REVISION
 6/22/05 - CHANGED DIFF PAIR NAMES TO MATCH REUSE
 6/22/05 - REMOVED CONSTRAINTS BECAUSE USING ALLEGRO CONST MANAGER
 6/26/05 - CONNECTED FW_PCO FOR SINGLE PORT
 6/26/05 - UPDATED LATE-VG POWER RAIL CIRCUIT FROM M1
 7/26/05 - CHANGED CONNECTOR PORT NAMING TO PORT0
 7/26/05 - SWITCHED TO 514-014 FOR PRE-BROD CONNECTOR
 7/26/05 - REMOVED R4520 - IT HASN'T BEEN STUFFED FOR MANY PRODUCTS
 7/26/05 - CHANGED FL4590 TO 1.1A VERSION
 7/26/05 - REMOVED ETHERNET LOW-POWER MODE CIRCUIT
 7/26/05 - UPDATED SIGNAL NAMES FOR FW PORT POWER ENABLE


1394b implementation based on Apple
 FireWire Design Guide (FWDG 0.6, 5/14/03)

PORT POWER CLASS

0 FOR SINGLE PORT
 1 FOR DUAL PORT




Enables port power whenever
 machine AC Adapter is plugged
 or system at run state with battery only




"Snapback" & "Late VG" Protection

[LATE VG NOTES]
 CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
 IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A 0.5V DROP



LATE-VG DETECTION CIRCUIT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0456	1	CONN, 6P 1394A RCPT, MIDPLANE, NEG, LP	J4300	CRITICAL	NORMAL
514-0476	1	CONN, 6P 1394A RCPT, MIDPLANE, BLACK, LP	J4300	CRITICAL	FANCY

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0369	155S0326	?	FL4320	MURATA ALTERNATIVE

FIREWIRE PORT
 SYNC_MASTER=GPU SYNC_DATE=07/17/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7559 S
 SCALE: NONE SHEET: 43 OF 106

D

D

C

C

B

B


A

A

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



both pull up resistors on SB page.

CORE RAIL 5V
 ODD detect need less than 100ms include OS latency
 ODD_PWR_EN_L is OD and core well


This signal has integrated series resistor and pull down in ICH8M
 Indicates disk presence, to SMC

BLEED CIRCUIT TO DISCHARGE ODD POWER RAIL WHEN ODD IS DISABLED.

PATA CONNECTOR			
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	S
SCALE		SHT	OF
NONE		44	106

SATA CONNECTOR



SATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7559	REV. S
	SCALE NONE	SHT 45	OF 106

USB 2.0 CONNECTORS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0310	155S0322	?	L4600, L4601, L4602, L4603, L4604, L4605	MURATA ALTERNATIVE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0457	2	CONN, 4P USB RCPT, MIDPLANE, MG3, LF	J4600, J4601	CRITICAL	NORMAL
514-0477	2	CONN, 4P USB RCPT, MIDPLANE, BLACK, LF	J4600, J4601	CRITICAL	FANCY


USB EXTERNAL CONNECTORS
 SYNC_MASTER=USB SYNC_DATE=06/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	D	DRAWING NUMBER	051-7559	REV.	S
SCALE	NONE	SHT	46	OF	106

GEYSER AND DIMM0 REMOTE TEMP SENSORS



CONNECTOR MISC
 SYNC_MASTER=USB SYNC_DATE=06/29/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT 47 OF 106		
NONE			

IR CYPRESS ENCORE II USB CONTROLLER

BLUETOOTH




3G CONNECTOR

IR CONTROLLER & BT INTERFACE

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	S
SCALE		SHT	OF
NONE		48	106

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designated as outputs can be left floating, those designated as inputs require pull-ups.



SMC
4505 4501
SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	NONE	SHT	49 OF 106


SMC Reset Button / Brownout Detect




SMC 1.05V to 3.3V Level Shifting



Debug Power Button




SMC Crystal Circuit




Is this the best part to use?

SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1278	353S1381	?	VR5065	TI REF3133

THESE NEED TO BE PULLED TO THE PROPER RAIL:





SMC 3.3V to 1.05V Level Shifting



SYSTEM (SLEEP) LED CURRENT DRIVER

3.3V TO PBUS LEVEL SHIFTING




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0071	1	31.6, 1%, 1/16W, MF-LF, 402	R5050	NORMAL
114S0086	1	44.2, 1%, 1/16W, MF-LF, 402	R5050	FANCY

SMC SUPPORT

SYNC_MASTER=GPU SYNC_DATE=07/17/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
	D 051-7559	S
SCALE	SHT	OF
NONE	50	106

www.laptop-schematics.com

LPC+ Connector

FWH_INIT_L Generation




www.laptop-schematics.com

LPC+ Debug Connector
SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	S
SCALE		SHT	OF
NONE		51	106

8 7 6 5 4 3 2 1


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




SMC "B" SMBus Connections




SMC "Battery A" SMBus Connections



SMC "MANAGEMENT" SMBUS CONNECTIONS



ICH8-M ME SMBus Connections




SMBUS CONNECTIONS
 SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	NONE	SHT	52 OF 106


8 7 6 5 4 3 2 1

PROCESSOR DCIN VOLTAGE SENSE

CPU CURRENT SENSE



CPU VOLTAGE SENSE



Current Sense Calibration Circuit
Switches in fixed load on power supplies to calibrate current sense circuits


GPU VOLTAGE SENSE



CPU Current & Voltage Sense
SYNC_MASTER=GPU SYNC_DATE=07/17/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	NONE	SHT	53 OF 106


HEAT-PIPE/FIN-STACK TEMPERATURE ZONE



LAYOUT NOTE:
ADD GND GUARD TRACE FOR CPU_THERMD_P AND CPU_THERMD_N

LAYOUT NOTE:
ROUTE CPU_THERMD_P AND CPU_THERMD_N ON SAME LAYER.
10 MIL TRACE
10 MIL SPACING

CPU TEMPERATURE ZONE



TEMPERATURE SENSE
 SYNC_MASTER=GPU SYNC_DATE=06/21/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7559	S
SCALE		SHT	OF
NONE		55	106

8 7 6 5 4 3 2 1

D

D

C

C

B

B

A


A

8 7 6 5 4 3 2 1

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



Fan
 SYNC_MASTER=ENESYNC_DATE=11/10/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	S
SCALE		SHT	OF
NONE		56	106

PAGE NOTES

INPUT
 =PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
 SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE



OUTPUT
 SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
 7/26/2005 - REMOVED BOM TABLE AND UPDATED SYMBOL TO KXM52-2050
 7/28/2005 - CONNECTED PD PIN TO SMC'S SMS_ONOFF_L



www.laptop-schematics.com

Desired Orientation
 (Placed on board bottom side)
 Package Top



www.laptop-schematics.com

Desired Orientation
 (Placed on board bottom side)
 Package Top



www.laptop-schematics.com

SMS
 SYNC_MASTER=SMC SYNC_DATE=08/23/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	S
SCALE		SHT	OF
NONE		59	106

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com

SPI ROMs
SYNC_MASTER=WFERRY SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT 61 OF 106		
NONE			

AUDIO CODEC
APPLE P/N 353S1538



AUDIO 4.5V REGULATOR
APPLE P/N 353S1576



AUDIO: CODEC

SYNC_MASTER=M70AUDIO

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595

SATELLITE 169 HZ < FC < 282 HZ
 SUB 80 HZ < FC < 132 HZ
 GAIN 12DB

VOLTAGE=5V
 MIN_LINE_WIDTH=0.30 MM
 MIN_NECK_WIDTH=0.20 MM
 5408 5488 7A7 6D1 =PP5V_S0_AUDIO_AMP

VOLTAGE=5V
 MIN_LINE_WIDTH=0.30 MM
 MIN_NECK_WIDTH=0.20 MM

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_R_P_OUT 2 R6660 SPKRCONN_R_P_OUT 681 5502

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_R_N_OUT 2 R6661 SPKRCONN_R_N_OUT 681 5502

RIGHT SATELLITE

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_L_P_OUT 2 R6670 SPKRCONN_L_P_OUT 681 5502

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_L_N_OUT 2 R6671 SPKRCONN_L_N_OUT 681 5502

LEFT SATELLITE

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_SUB_P_OUT 2 R6680 SPKRCONN_SUB_P_OUT 6A1 5502

MIN_LINE_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm
 MIN_NECK_WIDTH=0.20 mm MIN_NECK_WIDTH=0.20 mm
 5404 SPKRAMP_SUB_N_OUT 2 R6681 SPKRCONN_SUB_N_OUT 6A1 5502

SUB-TWEETER

MIN_LINE_WIDTH=0.60 MM XW6600
 MIN_NECK_WIDTH=0.20 MM SM
 5408 5488 54A5 8A4 =GND_AUDIO_AMP 1 SPKRAMP_THERMPLANE 54A4 54B4 54C4

AUDIO: SPEAKER AMP

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7559 S

SCALE SHEET OF

NONE 66 OF 106

AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR

APN:518S0392

CRITICAL
J6701
48227-0301
M-RT-SM1

SPEAKER CONNECTOR

APN:518S0519

CRITICAL
J6702
78171-0002
M-RT-SM

CRITICAL
J6703
78171-0004
M-RT-SM

APN:518S0521

XW6705

MIC EMI FILTER

AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX

AUDIO: JACK

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE DRAWING NUMBER REV.

D 051-7559 S

SCALE SHEET OF

NONE 67 OF 106

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0604	1	CONN, 3.5MM COMBO AUDIO OPT, RA, NEG, LP	J6700	CRITICAL	NORMAL
514-0603	1	CONN, 3.5MM COMBO AUDIO IN, RA, NEG, LP	J6750	CRITICAL	NORMAL
514-0602	1	CONN, 3.5MM COMBO AUDIO OPT, RA, BLACK, LP	J6700	CRITICAL	FANCY
514-0601	1	CONN, 3.5MM COMBO AUDIO IN, RA, BLACK, LP	J6750	CRITICAL	FANCY




CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0F (15)	0X05 (5)	0X15 (21,PORTA)	VREF_A(100%)	0X15 (21,PORTA)
SAT SPKR	0X26 (38)	0X25 (37)	0X14 (20,PORTD)	GPIO 0	N/A
SUB SPKR	0X0E (14)	0X04 (4)	0X16 (22,PORTG)	GPIO 0	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30,SPDIF OUT)	N/A	0X1B (27,PORTE)

CODEC INPUT SIGNAL PATHS


FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X1A (26,PORTC)	N/A	0X1A (26,PORTC)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X18 (24,PORTB)	VREF_B (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31,SPDIF IN)	N/A	N/A

PORT A DETECT PORT E DETECT (SPDIF DELEGATE)




PLACE L6800/C6800 CLOSE TO Q6800

MIC INPUT CIRCUITRY




Line-in (PORT C) DETECT




HP/LO DE-POP SWITCH APN:353S1459

PORT A HP/LO




PORT C LI



AUDIO: JACK TRANSLATORS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCALE	SHEET	OF	REV.
NONE	68	106	S


SIZE	DRAWING NUMBER
D	051-7559

DC-JACK INTERFACE




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
376S0466	376S0543	?	Q6950	AOS MOSFET
353S1717	353S1297	?	U6990	TI & NATIONAL

BATTERY INTERFACE



DC-In & Battery Connectors
 SYNC_MASTER=POWERNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	D	DRAWING NUMBER	051-7559	REV.	S
SCALE	NONE	SHT	69	OF	106

LID HALL EFFECT SENSOR

S0 FETS & POWER SEQUENCING & PGOOD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
376S0448	376S0445	?	Q7000	



S0 FETS & Power Sequencing

SYNC_MASTER=DSIMON-WF SYNC_DATE=05/31/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2007/01/02



SIZE	DRAWING NUMBER	REV.
D	051-7559	S
SCALE	SHT	OF
NONE	70	106



DPRSPLVPR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

PWM FREQ. = 300 kHz
MAX CURRENT = 44A

NOTE 1: C7132,C7133 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

IMVP6 CPU VCore REGULATOR

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE1	1.5 MM	0.25 MM
IMVP6_BOOT1	0.25 MM	0.25 MM
IMVP6_UGATE1	1.5 MM	0.25 MM
IMVP6_LGATE1	1.5 MM	0.25 MM
IMVP6_ISEN1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE2	0.25 MM	0.25 MM
IMVP6_BOOT2	0.25 MM	0.25 MM
IMVP6_UGATE2	0.25 MM	0.25 MM
IMVP6_LGATE2	0.25 MM	0.25 MM
IMVP6_ISEN2	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.25 MM
CPU_VCCSENSE_P	0.25 MM	0.25 MM
CPU_VCCSENSE_N	0.25 MM	0.25 MM
IMVP6_RTN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7101,C7108	KEMET T520V336M016ATE0457690
128S0093	128S0092	?	C7109,C7117	KEMET T520V336M016ATE0457690


IMVP6 CPU VCore Regulator
SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2007/01/23

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-7559	S
SCALE		SHT	OF
NONE		71	106

RENDER VCORE POWER SUPPLY



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0093	128S0092	?	C7217	KEMET T520V3360G16ATK045760
104S0023	104S0018	?	R7205	CYNTREC RL-1632-3A-R002-FRH

PWM FREQ. = 333 kHz
MAX CURRENT = 7.7A

Placement Note:
PLACE C7221 NEAR U7201 PIN 7
PLACE RC CLOSE TO SMC
SMC GPU1 ISENSE 44A2 6007

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
60C5 GCORE_PHASE	1 MM	0.25 MM	4489
60C5 GCORE_BOOT	0.3 MM	0.25 MM	4494
60C5 GCORE_UGATE	1 MM	0.25 MM	4495
60C5 GCORE_LGATE	1 MM	0.25 MM	4496
60C5 GCORE_BOOT_RC	0.3 MM	0.25 MM	4497
60C5 GND_GCORE_SGND	0.6 MM	0.25 MM	4498
60D7 60C5 GCORE_VDD	0.3 MM	0.25 MM	4499
60D5 GCORE_PVCC	0.3 MM	0.25 MM	4500
60C5 GCORE_VIN	0.3 MM	0.25 MM	4501
60C5 GCORE_DROOP	0.3 MM	0.25 MM	4502
60B5 GCORE_VSUM	0.3 MM	0.25 MM	4503
60B5 GCORE_DFB	0.3 MM	0.25 MM	4504

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
60B5 GCORE_OCSET	0.3 MM	0.25 MM	4505
60B5 GCORE_VW	0.3 MM	0.25 MM	4506
60B5 GCORE_RTN	0.3 MM	0.25 MM	4507
60C5 GCORE_VSEN	0.3 MM	0.25 MM	4508
60C5 GCORE_RBIAS	0.3 MM	0.25 MM	4509
60C5 GCORE_SOFT	0.3 MM	0.25 MM	4510
60C5 GCORE_COMP	0.3 MM	0.25 MM	4511
60C5 GCORE_FB	0.3 MM	0.25 MM	4512
60B5 GCORE_VDIFF	0.3 MM	0.25 MM	4513
60B5 GCORE_FB_RC	0.3 MM	0.25 MM	4514
60B5 GCORE_VDIFF_RC	0.3 MM	0.25 MM	4515

Render VCore Supplies

SYNC_MASTER=GPU SYNC_DATE=06/29/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22




SIZE	DRAWING NUMBER	REV.
NONE	051-7559	S
SCALE	SHT	OF
NONE	72	106

1.5V/1.05V POWER SUPPLY

www.laptop-schematics.com

State	PM_SLP_S3_L	PP1V5_S0	PP1V05_S0
S0	HIGH	1.5V	1.05V
S3/S5/G3Hot	LOW	0.0V	0.00V



$V_{out} = 0.758V * (1 + R_c / R_d)$

$V_{out} = 0.758V * (1 + R_a / R_b)$

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7380, C7340	KEMET T820V336M016AT80457640
104S0023	104S0018	?	R7302	CYRTEC RL-1632-3A-R002-P8H

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0448	376S0445	?	Q7360	

LATEST ISSUE: 2006/12/22

APPLE INC.

SCALE: NONE

SHEET: 73 OF 106

DRAWING NUMBER: 051-7559

REV: S

1.5V / 1.05V Supplies

SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

1.8V/0.9V POWER SUPPLY

State	PM_SLP_S4	IPM_SLP_S3	IPP1V8_S3	PP0V9_S0
S0	HIGH	HIGH	1.8V	0.9V
S3	HIGH	LOW	1.8V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V

$$V_{out} = 0.75V * (1 + R_a / R_b)$$



PWM FREQ. = 400 kHz
MAX CURRENT = 10.75A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0093	128S0092	?	C7530	KEMET T520V336M016ATE0457660
104S0023	104S0018	?	R7502	CYNTEC RL-1632-3A-R002-FHH

1.8V/0.9V Supplies
SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-7559	S
SCALE		SHT	OF
NONE		75	106

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$$V_{out} = 1V * (1 + R_a / R_b)$$

$$V_{out} = 1V * (1 + R_c / R_d)$$



PWM FREQ. = 280 kHz
MAX CURRENT = 7.5A

PWM FREQ. = 430 kHz
MAX CURRENT = 5A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682, C7680	KEMET T520V336M016AT045760
128S0093	128S0092	?	C7640	KEMET T520V336M016AT045760
376S0448	376S0445	?	Q7620	KEMET T520V336M016AT045760
152S0693	152S0133	?	L7620	MAGLAYER IHLP2525C2-20M

Placement Note:
R7601, C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 close to U7600 pin 19.
R7605, R7603 close to U7600.


5V/3.3V Supplies
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22


APPLE INC. DRAWING NUMBER: D 051-7559 REV. S
 SCALE: NONE SHEET: 76 OF 106

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator




1.25V S0 REGULATOR



3.42V/1.25V Switcher
SYNC_MASTER=ENESYNC_DATE=12/06/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2007/3/8






SIZE	DRAWING NUMBER	REV.
D	051-7559	S
SCALE	SHT	OF
NONE	77	106

S3 FETS & S3/S5 CONTROL

www.laptop-schematics.com

5V/3.3V S5 RUN/SS CONTROL

1.8V S3 RUN/SS CONTROL



MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.051 A

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	65 mOhm @2.5V
LOADING	0.098 A


S3 FET & S3/S5 Control
 SYNC_MASTER=DSIMSONV DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-7559	REV.: S
	SCALE: NONE	SHEET: 78	OF: 106

PBUS SUPPLY / BATTERY CHARGER



PWM FREQ. = 300 kHz

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
128S0093	128S0092	?	C7908, C7910	KEMET T520V336016ATE045760
376S0466	376S0543	?	Q7900, Q7920, Q7924	MOSEFET


PBUS Supply/Battery Charger
 SYNC_MASTER=SMC SYNC_DATE=08/19/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22

APPLE INC.

SIZE	D	DRAWING NUMBER	051-7559	REV.	S
SCALE	NONE	SHEET	79	OF	106



INVERTER CONNECTOR

LCD + CAMERA CONNECTOR

INVERTER, LVDS, TMDS

SYNC_MASTER=GPU SYNC_DATE=06/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	90	OF 106

Plexi: 516S0212
*Enclosure: 518S0364



www.laptop-schematic.com

EXTERNAL TMSD
 SYNC_MASTER=GRABMNC_DATE=06/06/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT	OF	106
NONE	92		

NB VIDEO ALIASES

1445	=CRT_TVO_IREF	CRT_TVO_IREF	1485	=CRT_BLUE	CRT_BLUE
1445	=TV_A_DAC	TV_A_DAC	1485	=CRT_GREEN	CRT_GREEN
1485	=TV_B_DAC	TV_B_DAC	1485	=CRT_RED	CRT_RED
1485	=TV_C_DAC	TV_C_DAC	1485	=CRT_HSYNC_R	CRT_HSYNC_R
			1445	=CRT_VSYNC_R	CRT_VSYNC_R


Video Connectors

EXTERNAL VIDEO (VGA) INTERFACE

TMDS (MINI DVI) INTERFACE

Isolation required for DVI power switch

A 1.3K OHM 1% RESISTOR IS REQUIRED BETWEEN CRT_IREF AND GROUND



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
740S0044	740S0028	?	F9404	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0370	155S0348	?	L9404	MURATA ALTERNATIVE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
155S0371	3	TDK AND MURATA	L9405, L9406, L9407	CRITICAL	K36


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0480	1	CONN, REC, MINI-DVI, 32P, RA, TABS, M03	J9401	CRITICAL	NORMAL
514-0481	1	CONN, REC, MINI-DVI, 32P, RA, TABS, BLK	J9401	CRITICAL	FANCY

MINI-DVI CONNECTOR

SYNC_MASTER=EUGENESYNC_DATE=05/21/05

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-7559	REV.	S
SCALE	NONE	SHT	94	OF	106

FSB (Front-Side Bus) Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include FSB_55S and FSB_DSTB_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FSB_ADDR, FSB_ADDR2ADDR, FSB_ADSTB, FSB_ADDR2ADSTB.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FSB_DATA, FSB_DATA2DATA, FSB_DSTB, FSB_DATA2DSTB.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes FSB_COMMON.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include FSB_ADDR, FSB_ADSTB, FSB_DATA, FSB_DSTB.

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_27P4S and CPU_55S.

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_2T01, CPU_COMP, CPU_GTLREF, CPU_ITP, CPU_VCCSENSE.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various net types and constraints such as FSB ADS L, FSB BNR L, FSB BPRI L, etc.

CPU/FSB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7559 S SCALE: NONE SHEET: 100 OF 106

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG D2R N<1>	1403 6886
	PCIE_100D	PCIE	PEG D2R P<1>	1403 6886
	PCIE_100D	PCIE	PEG R2D C P<3..0>	1403 6886 680C
	PCIE_100D	PCIE	PEG R2D C N<3..0>	1403 1403 6886 680C
DMI_N2S	DMI_100D	DMI	DMI N2S P<3..0>	1503 2302
	DMI_100D	DMI	DMI N2S N<3..0>	1503 2302
DMI_S2N	DMI_100D	DMI	DMI S2N P<3..0>	1503 2302
	DMI_100D	DMI	DMI S2N N<3..0>	1503 1503 2302
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P	1405 6783
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N	1405 6783
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>	1405 6782
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>	1405 6782
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA P<3>	
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA N<3>	
LVDS_IBG		LVDS	LVDS_IBG	1405 6788
CRT_TVO_IREF		CRT	CRT TVO IREF	6907 6908
CRT_RED	CRT_50S	CRT	CRT RED	6908 6905
CRT_GREEN	CRT_50S	CRT	CRT GREEN	6908 6905
CRT_BLUE	CRT_50S	CRT	CRT BLUE	6908 6905
CRT_SYNC	CRT_55S	CRT_SYNC	CRT HSYNC R	6903 6905
CRT_SYNC	CRT_55S	CRT_SYNC	CRT VSYNC R	6903 6905
TV_A_DAC	CRT_50S	TVDAC	TV A DAC	6908 6907
TV_B_DAC	CRT_50S	TVDAC	TV B DAC	6908 6907
TV_C_DAC	CRT_50S	TVDAC	TV C DAC	6908 6907


NB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7559	S
SCALE	SHT	OF	REV.
NONE	101	106	

DDR2 Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW_ROUTE_ON_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_45S, MEM_55S, MEM_70D, MEM_85D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2MEM, MEM_CTRL2CTRL, MEM_CTRL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DATA2DATA, MEM_DATA2MEM, MEM_DQS2MEM, MEM_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_CTRL, MEM_CMD, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DQS, MEM_CTRL, MEM_CMD, MEM_DATA.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Need to support MEM*-style wildcards!


Memory Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Rows include MEM_A_CLK, MEM_A_CTRL, MEM_A_CMD, MEM_A_DO_BYTE0-7, MEM_B_CLK, MEM_B_CTRL, MEM_B_CMD, MEM_B_DO_BYTE0-7, MEM_B_DQS0-7.

Memory Constraints

SYNC_MASTER=WFFERRY SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7559 S

SCALE NONE SHEET 102 OF 106

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_PDD	IDE_55S	IDE	IDE_PDD<15..0>	2284 2204 3903 3905
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	2284 3983 3985
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	2284 3983
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	2284 3983
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L	2284 3985
IDE_PDIOR_L	IDE_55S	IDE	IDE_PDIOR L	2284 39C3
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK L	2284 3983
IDE_PDDRQ	IDE_55S	IDE	IDE_PDDRQ	2284 39C3
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	2284 3985
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	2284 3985
IDE_RST_L	IDE_55S	IDE	ODD_RST_5VTOL L	2286 39A8
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	2286 40D4
SATA_100D	SATA_100D	SATA	SATA_A_R2D_C_N	2286 40D4
SATA_100D	SATA_100D	SATA	SATA_A_R2D_P	40C7
SATA_100D	SATA_100D	SATA	SATA_A_R2D_N	40C7
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	2286 40D4
SATA_100D	SATA_100D	SATA	SATA_A_D2R_N	2286 40D4
SATA_100D	SATA_100D	SATA	SATA_A_D2R_C_P	40C7
SATA_100D	SATA_100D	SATA	SATA_A_D2R_C_N	40C7
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	8A6 2208
HDA_SYNC	HDA_55S	HDA	HDA_BIT_CLK R	2206
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	8A6 2208
HDA_SYNC	HDA_55S	HDA	HDA_SYNC R	2206
HDA_RST_L	HDA_55S	HDA	HDA_RST L	8A6 2208
HDA_RST_L	HDA_55S	HDA	HDA_RST L R	2206
HDA_SDINO	HDA_55S	HDA	HDA_SDINO	8A6 2208
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	8A6 2288
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT R	2286
USB_EXT_A	USB_90D	USB	USB_EXT_A_P	8C1 2302
USB_90D	USB_90D	USB	USB_EXT_A_N	8C1 2302
USB_90D	USB_90D	USB	USB_EXT_A_MUXED_P	
USB_90D	USB_90D	USB	USB_EXT_A_MUXED_N	
USB_MINI	USB_90D	USB	USB_MINI_P	8C1 2302
USB_90D	USB_90D	USB	USB_MINI_N	8C1 2302
USB_3G	USB_90D	USB	USB_3G_P	
USB_90D	USB_90D	USB	USB_3G_N	
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	8C1 2302
USB_90D	USB_90D	USB	USB_CAMERA_N	8C1 2302
USB_BT	USB_90D	USB	USB_BT_P	8C1 8C2 2302
USB_90D	USB_90D	USB	USB_BT_N	8B3 8B2 2302
USB_TPAD	USB_90D	USB	USB_TPAD_P	8C1 2302
USB_90D	USB_90D	USB	USB_TPAD_N	8C1 2302
USB_IR	USB_90D	USB	USB_IR_P	8C1 8C2 2302
USB_90D	USB_90D	USB	USB_IR_N	8C1 8C2 2302
USB_EXTB	USB_90D	USB	USB_EXTB_P	8B1 2302
USB_90D	USB_90D	USB	USB_EXTB_N	8B1 2302
USB_EXCARD	USB_90D	USB	USB_EXCARD_P	8B1 2302
USB_90D	USB_90D	USB	USB_EXCARD_N	8B1 2302
USB_EXTC	USB_90D	USB	USB_EXTC_P	8B1 2302
USB_90D	USB_90D	USB	USB_EXTC_N	8B1 2302
USB_RBIAS	USB_60S	USB	USB_RBIAS	2283
SMB_SB_SCL	SMB_55S	SMB	SMB_CLK	2405 47D8
SMB_SB_SDA	SMB_55S	SMB	SMB_DATA	2405 47D8
SMB_SB_ME_SCL	SMB_55S	SMB	SMB_ME_CLK	2405 47A8
SMB_SB_ME_SDA	SMB_55S	SMB	SMB_ME_DATA	2405 47A8
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R	2305 52C7
SPI_55S	SPI_55S	SPI	SPI_A_SCLK_R	52C5
SPI_SI	SPI_55S	SPI	SPI_SI_R	2305 52C3
SPI_55S	SPI_55S	SPI	SPI_A_SI_R	52C4
SPI_SO	SPI_55S	SPI	SPI_SO	2305 52C3
SPI_55S	SPI_55S	SPI	SPI_A_SO_R	52C4
SPI_CE_L0	SPI_55S	SPI	SPI_CE_R_L<0>	2305 52C7
SPI_55S	SPI_55S	SPI	SPI_CE_L<0>	52C5
SPI_CE_L1	SPI_55S	SPI	SPI_CE_R_L<1>	

SB Constraints (1 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7559 S

SCALE NONE SHIT 103 OF 106

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LAN_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
GLAN_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CLK	*	=2.5:1_SPACING	?
ENET_GLAN	*	20 MILS	?
ENET_LAN	*	=1.5:1_SPACING	?
ENET_MDI	*	25 MILS	?

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	Y	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI AD<18..0>	2348 2388 3785 3785
PCI_AD19	PCI_55S	PCI	PCI AD<19>	2348 3786
PCI_AD20	PCI_55S	PCI	PCI AD<20>	2348 3786
PCI_AD	PCI_55S	PCI	PCI AD<31..21>	2348 3785
PCI_AD	PCI_55S	PCI	PCI PAR	2346 3785
PCI_C_BE_L	PCI_55S	PCI	PCI C BE L<3..0>	2386 3785
PCI_CNTL	PCI_55S	PCI	PCI IRDY_L	2344 2346 37A5
PCI_CNTL	PCI_55S	PCI	PCI DEVSEL_L	2344 2346 37A5
PCI_CNTL	PCI_55S	PCI	PCI PERR_L	2344 2346 37A5
PCI_LOCK_L	PCI_55S	PCI	PCI LOCK_L	2344 2346
PCI_CNTL	PCI_55S	PCI	PCI SERR_L	2344 2346 37A5
PCI_CNTL	PCI_55S	PCI	PCI STOP_L	2344 2346 37A5
PCI_CNTL	PCI_55S	PCI	PCI TRDY_L	2344 2346 37A5
PCI_CNTL	PCI_55S	PCI	PCI FRAME_L	2344 2346 37A5
PCI_FW_REQ_L	PCI_55S	PCI	PCI FW REQ_L	2344 2386 37A5
PCI_FW_GNT_L	PCI_55S	PCI	PCI FW GNT_L	2385 37A5
PCI_REQ1_L	PCI_55S	PCI	PCI REQ1_L	2344 2386
PCI_GNT1_L	PCI_55S	PCI	PCI GNT1_L	
PCI_REQ2_L	PCI_55S	PCI	PCI REQ2_L	2344 2386
PCI_GNT2_L	PCI_55S	PCI	PCI GNT2_L	
INT_PIROA_L	PCI_55S	PCI	INT PIROA_L	2344 2348
INT_PIROB_L	PCI_55S	PCI	INT PIROB_L	2344 2348
INT_PIROC_L	PCI_55S	PCI	INT PIROC_L	2344 2348
INT_PIROD_L	PCI_55S	PCI	INT PIROD_L	2344 2348 37A5
INT_PIROE_L	PCI_55S	PCI	INT PIROE_L	2344 2346
INT_PIROF_L	PCI_55S	PCI	INT PIROF_L	2344 2346
PCIE_E_R2D	PCIE_100D	PCIE	PCIE E R2D C P	3385 3386
PCIE_E_R2D	PCIE_100D	PCIE	PCIE E R2D C N	3385 3386
PCIE_E_D2R	PCIE_100D	PCIE	PCIE E D2R P	3385
PCIE_E_D2R	PCIE_100D	PCIE	PCIE E D2R N	3385 3385
GLAN_COMP			GLAN_COMP	2205
ENET_LAN	LAN_55S	ENET_LAN	LAN RSTSYNC	
ENET_LAN	LAN_55S	ENET_LAN	LAN R2D<2..0>	
ENET_LAN	LAN_55S	ENET_LAN	LAN D2R<2..0>	
ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET GLAN CLK R	
LAN_55S	ENET_CLK		ENET GLAN CLK	
ENET_MDI0	ENET_100D	ENET_MDI	ENET MDI P<0>	3488 3687
ENET_100D	ENET_MDI		ENET MDI N<0>	3488 3687
ENET_MDI1	ENET_100D	ENET_MDI	ENET MDI P<1>	3488 3687
ENET_100D	ENET_MDI		ENET MDI N<1>	3488 3687
ENET_MDI2	ENET_100D	ENET_MDI	ENET MDI P<2>	3488 3687
ENET_100D	ENET_MDI		ENET MDI N<2>	3488 3687
ENET_MDI3	ENET_100D	ENET_MDI	ENET MDI P<3>	3488 3687
ENET_100D	ENET_MDI		ENET MDI N<3>	3488 3687
CLINK_NB	CLINK_55S	CLINK	CLINK NB CLK	15A3 24C3
CLINK_NB	CLINK_55S	CLINK	CLINK NB DATA	15A3 24C3
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK NB RESET L	15A3 24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN CLK	24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN DATA	24C3
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK WLAN RESET L	24C3
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB CLINK VREF	15A4
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB CLINK VREF0	24C3
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB CLINK VREF1	24C3

SB Constraints (2 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	S
SCALE	SHT	OF
NONE	104	106

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	6C7 28C4 2906
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	6C7 28C4 2906
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	6C7 28C4 2906
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	6C7 28C4 2906
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	6C7 28C4 2906
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	6C7 28C4 2906
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK	2886 2986
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	6C7 2886 2986
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	2886 2986
CK505_PCIE2	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	8C4 2886
CK505_PCIE3	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	2886 2986
CK505_PCIE4	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	8C4 2886
CK505_PCIE5	CLK_MED_55S	CLK_MED	CK505_PCIE5_FCTSEL1	2886 2982
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_USB48_FSA	28A4 2908
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_CLK14P3M_TIMER	28A4 2908
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	6C7 28A4 2986
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	6C7 28A4 2986
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	6C7 2884 2906
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	6C7 2884 2906
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	6C7 2884 2906
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	6C7 2884 2906
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	6C7 2884 2906
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	6C7 2884 2906
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	6C7 2884 2906
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	6C7 2884 2906
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	6C7 2884 2906
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	6C7 2884 2906
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	6B7 28A4 2986
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	6B7 28A4 2986
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	986 2903
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	986 2903
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	1383 2903
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	1383 2903
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	70A3
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	70A3
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	6C2 2983 46C4
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	21A6 29A6 29B3
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_FW	29A5 29B3 37A5
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	29A3 29A5 44C8
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_PCI4 is project-specific	
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_PCI5 is project-specific	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTLR	24D3 29A5 2906
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	24D3 29A5 2906
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	29C8 2906
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	29A8 2906
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_P	8B1 29B3
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_N	8B1 29B3
(CK505_LVDS)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_P	8B1 29C3
(CK505_LVDS)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_N	8A1 29C3
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P	
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N	
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	23C2 29C3
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	23D2 29C3
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	2286 29C3
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	2286 29C3
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	15C3 29C3
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	15C3 29C3
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	29C3 33C5
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	29A3 33C5

CK505 SRC7 is project-specific


CK505 SRC8 is project-specific

Clock Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	S
SCALE	SHT	OF
NONE	105	106

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_D_CTL	FW_55S	FW	FW LINK<7..0>
FW_D_CTL	FW_55S	FW	FW CTL<1..0>
FW_L_CLK	CLK_MED_55S	CLK_MED	CLKFW LINK_LCLK
FW_L_CLK	CLK_MED_55S	CLK_MED	CLKFW PHY_LCLK
FW_P_CLK	CLK_MED_55S	CLK_MED	CLKFW LINK_PCLK
FW_P_CLK	CLK_MED_55S	CLK_MED	CLKFW PHY_PCLK
FW_LKON	FW_55S	FW	FW LKON
FW_LKON	FW_55S	FW	FW LKON R
FW_LPS	FW_55S	FW	FW LPS
FW_LREQ	FW_55S	FW	FW LREQ
FW_PINT	FW_55S	FW	FW PINT
FWPHY_CLK98P304M_XT	CLK_MED_55S	CLK_MED	CLK98P304M_FW_XI_R
FWPHY_CLK98P304M_XT	CLK_MED_55S	CLK_MED	CLK98P304M_FW_XI
FW_0_TPA	FW_110D	FW_TP	FW_0_TPA_P
FW_0_TPA	FW_110D	FW_TP	FW_0_TPA_N
FW_0_TPB	FW_110D	FW_TP	FW_0_TPB_P
FW_0_TPB	FW_110D	FW_TP	FW_0_TPB_N
FW_1_TPA	FW_110D	FW_TP	FW_1_TPA_P
FW_1_TPA	FW_110D	FW_TP	FW_1_TPA_N
FW_1_TPB	FW_110D	FW_TP	FW_1_TPB_P
FW_1_TPB	FW_110D	FW_TP	FW_1_TPB_N
Port 2 Not Used			

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL 4702
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA 4702
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL 682 4705
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA 682 4705
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL 4705
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA 4705
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL 4702
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA 4702
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL 4782
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA 4782

FireWire & SMC Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7559	S
SCALE	SHT	OF
NONE	106	106