

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEMATIC, Pleox-II


MacBookAir


03/19/2009

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
A		691254	PRODUCTION RELEASED	04/09/09	

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	WFERRY-WF	05/11/2006
3	Power Block Diagram	POWER	06/30/2005
4	CONFIGURATION OPTIONS	(N/A)	(N/A)
5	Acoustic Cap BOM Config Tables	N/A	N/A
6	Functional Test and No-Tests	(MASTER)	(MASTER)
7	Power Aliases	WFERRY	06/15/2006
8	SIGNAL ALIAS /RESET	(MASTER)	(MASTER)
9	CPU FSB	M97	02/04/2008
10	CPU Power & Ground	(MASTER)	(MASTER)
11	CPU Decoupling & VID	MSARWAR	04/26/2006
12	eXtended Debug Port (XDP)	M97	02/04/2008
13	MCP CPU Interface	M97	02/04/2008
14	MCP Memory Interface	M97	02/04/2008
15	MCP Memory Misc	M97	02/04/2008
16	MCP PCIe Interfaces	M97	02/04/2008
17	MCP Ethernet & Graphics	M97	02/04/2008
18	MCP PCI & LPC	M97	02/04/2008
19	MCP SATA & USB	M97	02/04/2008
20	MCP HDA & MISC	M97	02/04/2008
21	MCP Power & Ground	M97	02/04/2008
22	MCP Standard Decoupling	M97	02/04/2008
23	MCP Graphics Support	M97	02/04/2008
24	SB Misc	M97	02/04/2008
25	FSB/DDR3 Vref Margining	BEN	01/15/2008
26	DDR3 Support	T18_MLB	01/30/2008
27	DDR3 DRAM Channel A (0-31)	(MASTER)	(MASTER)
28	DDR3 DRAM Channel A (32-63)	(MASTER)	(MASTER)
29	DDR3 DRAM Channel B (0-31)	(MASTER)	(MASTER)
30	DDR3 DRAM Channel B (32-63)	(MASTER)	(MASTER)
31	DDR BYPASSING 1	MEMORY	06/20/2005
32	DDR BYPASSING 2	MEMORY	06/20/2005
33	Memory Active Termination	M70	01/09/2007
34	Wireless M93 Connector	M70	01/09/2007
35	Hatch and Audio Connectors	(MASTER)	(MASTER)
36	SATA Connectors	CHANGZHANG	02/05/2008
37	USB EXTERNAL CONNECTORS	M70	01/09/2007
38	IPD Connector	(MASTER)	(MASTER)
39	SMC	M97	02/21/2008
40	SMC SUPPORT	M70	01/09/2007
41	LPC+SPI Debug Connector	CHANGZHANG	01/24/2008

Page	Contents	Sync	Date
42	M97 SMBUS CONNECTIONS	BEN	02/04/2008
43	Voltage Sensors	M70	01/09/2007
44	Current Sensing	YUNNU	02/04/2008
45	TEMPERATURE SENSORS	M70	01/09/2007
46	Fan	M70	01/09/2007
47	Sudden Motion Sensor (SMS)	M76_MLB	01/12/2007
48	SPI ROM	CHANGZHANG	02/15/2008
49	DC-In & Battery Connectors	M70	01/09/2007
50	IMVP6 CPU VCore Regulator	POWER	07/13/2005
51	MCP CORE REGULATOR	MINGJING	06/24/2008
52	1.8V LDO Supply		
53	1V05 S5 Power Supply	RXU_K20	05/21/2008
54	1.5V/0.75V Supplies	M70	01/09/2007
55	5V / 3.3V Power Supply	RXU_K20	05/21/2008
56	POWER SEQUENCING	YUAN_MA	02/04/2008
57	POWER FETS	YUAN_MA	02/04/2008
58	PBUS Supply/Battery Charger	M70	01/09/2007
59	LVDS,Camera Conn. and ALS Conn.	GPU	06/23/2006
60	DISPLAYPORT SUPPORT	NMARTIN	12/18/2007
61	DisplayPort Connector	M98_MLB	01/17/2008
62	LED Backlight Driver	(MASTER)	(MASTER)
63	LCD Backlight Support	M97	02/04/2008
64	Additional CPU/GPU Decoupling		
65	CPU/FSB Constraints	M97	02/04/2008
66	Memory Constraints	M97	02/04/2008
67	MCP Constraints 1	M97	02/04/2008
68	MCP Constraints 2	M97	02/04/2008
69	SMC Constraints	M97	02/04/2008
70	M96 Power and Ground Nets	(MASTER)	(MASTER)
71	M96 RULE DEFINITIONS	M97	02/04/2008

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX ± _____		DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX ± _____		ENG APPD	MFG APPD		
X.XXX ± _____		QA APPD	DESIGNER		
ANGLES ± _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				051-8064	REV. A
				SHT 1 OF 109	



System Block Diagram

SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-8064	REV. A
	SCALE NONE	SHEET 2	OF 109

Pleox-II POWER SYSTEM ARCHITECTURE

NOT UP TO DATE



Power Block Diagram
 SYNC_MASTER=POWER SYNC_DATE=06/30/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		3	109

BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0160	PCBA,MLB,1.86GHZ,HY 2GB,SS CAP,M96A	EEE_9CW,M96A_COMMON,M96A_HYNIX,M96A_SS_CAP,CPU_1_86GHZ
639-0161	PCBA,MLB,1.86GHZ,HY 2GB,MU CAP,M96A	EEE_9CX,M96A_COMMON,M96A_HYNIX,M96A_MU_CAP,CPU_1_86GHZ
639-0159	PCBA,MLB,1.86GHZ,HY 2GB,TY CAP,M96A	EEE_9CV,M96A_COMMON,M96A_HYNIX,M96A_TY_CAP,CPU_1_86GHZ
639-0166	PCBA,MLB,2.13GHZ,HY 2GB,SS CAP,M96A	EEE_9D5,M96A_COMMON,M96A_HYNIX,M96A_SS_CAP,CPU_2_13GHZ
639-0164	PCBA,MLB,2.13GHZ,HY 2GB,MU CAP,M96A	EEE_9D1,M96A_COMMON,M96A_HYNIX,M96A_MU_CAP,CPU_2_13GHZ
639-0165	PCBA,MLB,2.13GHZ,HY 2GB,TY CAP,M96A	EEE_9D4,M96A_COMMON,M96A_HYNIX,M96A_TY_CAP,CPU_2_13GHZ
639-0157	PCBA,MLB,1.86GHZ,MI 2GB,SS CAP,M96A	EEE_9CK,M96A_COMMON,M96A_MICRON,M96A_SS_CAP,CPU_1_86GHZ
639-0158	PCBA,MLB,1.86GHZ,MI 2GB,MU CAP,M96A	EEE_9CU,M96A_COMMON,M96A_MICRON,M96A_MU_CAP,CPU_1_86GHZ
639-0162	PCBA,MLB,1.86GHZ,MI 2GB,TY CAP,M96A	EEE_9CZ,M96A_COMMON,M96A_MICRON,M96A_TY_CAP,CPU_1_86GHZ
639-0163	PCBA,MLB,2.13GHZ,MI 2GB,SS CAP,M96A	EEE_9D0,M96A_COMMON,M96A_MICRON,M96A_SS_CAP,CPU_2_13GHZ
639-0167	PCBA,MLB,2.13GHZ,MI 2GB,MU CAP,M96A	EEE_9D6,M96A_COMMON,M96A_MICRON,M96A_MU_CAP,CPU_2_13GHZ
639-0168	PCBA,MLB,2.13GHZ,MI 2GB,TY CAP,M96A	EEE_9D7,M96A_COMMON,M96A_MICRON,M96A_TY_CAP,CPU_2_13GHZ

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9CW]	CRITICAL	EEE_9CW
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9CX]	CRITICAL	EEE_9CX
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9CV]	CRITICAL	EEE_9CV
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9D5]	CRITICAL	EEE_9D5
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9D1]	CRITICAL	EEE_9D1
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9D4]	CRITICAL	EEE_9D4
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9CK]	CRITICAL	EEE_9CK
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9CU]	CRITICAL	EEE_9CU
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9CZ]	CRITICAL	EEE_9CZ
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9D0]	CRITICAL	EEE_9D0
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9D6]	CRITICAL	EEE_9D6
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9D7]	CRITICAL	EEE_9D7

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M96_COMMON	ALTERNATE_COMMON,M96_COMMON1,M96_COMMON2,M96_COMMON3
M96_COMMON1	MCP_B02,BOOTROM_FINAL,SMC_PRGRM,BOOT_MODE_USER,MEMRESET_HW,MEMRESET_MCP,NO_VREFMGRN
M96_COMMON2	LPCPLUS,LPCPLUS_CONN,XDP
M96_COMMON3	MCP_CS1_NO
M96_HYNIX	DRAM_HYNIX
M96_MICRON	DRAM_MICRON,DRAM_SPD_2
M96_SS_CAP	SS_CAP_2_2UF,SS_CAP_10UF,SS_CAP_1UF
M96_MU_CAP	MU_CAP_2_2UF,MU_CAP_10UF,MU_CAP_1UF
M96_TY_CAP	TY_CAP_2_2UF,TY_CAP_10UF,TY_CAP_1UF

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3751	1	IC,POC,ELGAB,FRQ,1.86GHZ,17K,1066,EO,6M,BGA	U1000	CRITICAL	CPU_1_86GHZ
337S3758	1	IC,POC,ELGEO,FRQ,2.13GHZ,17K,1066,EO,6M,BGA	U1000	CRITICAL	CPU_2_13GHZ
338S0604	1	IC,GMCP,MCP79U-A01Q,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_A01Q
338S0601	1	IC,GMCP,MCP79U-B01,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_B01
338S0637	1	IC,GMCP,MCP79U-B02,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_B02
335S0615	1	IC,32MBIT 8-PIN SERIAL FLASH,WS08S	U6100	CRITICAL	BOOTROM_BLANK_4MB
341S2382	1	IC,EFI,BOOTROM DEVELOPMENT (UNLOCKED),M96	U6100	CRITICAL	BOOTROM_DEVEL
341S2326	1	IC,EFI,BOOTROM FINAL (LOCKED),M96	U6100	CRITICAL	BOOTROM_FINAL
338S0563	1	IC,SMC,HS8/2117	U4900	CRITICAL	SMC_BLANK
341S2327	1	IC,PRGRM,SMC (NEW),M96	U4900	CRITICAL	SMC_PRGRM
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_HYNIX
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_MICRON
353S1938	1	IC,ISL6258,REV2,BAT CHGR, 28P QFN	U7900	CRITICAL	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
128S0093	128S0092	ALL	33UF 20% 16V DCASE	
376S0466	376S0410	ALL	Si4413 for Si4405	
740S0067	740S0028	ALL	0.5A OC FUSE	
104S0023	104S0018	ALL	1206 1/4W .002 OHM	
152S0684	152S0421	ALL	1.0UH,22A,10MOHM	
376S0627	376S0723	ALL	POWER NFET, 30V, 18A	
152S0905	152S0861	ALL	IND,1HLF4040CZ,0.68uH,18A	
128S0262	128S0220	ALL	100UF 20% 6.3V BCASE	
353S1381	353S1912	ALL	SMC AVREF	

CONFIGURATION OPTIONS

SYNC_MASTER=(N/A) SYNC_DATE=(N/A)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: D DRAWING NUMBER: 051-8064 REV. A

SCALE: NONE SHT 4 OF 109

1UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

Table with columns for SAMSUNG, MURATA, and TAIYO YUDEN. Columns include PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, and BOM OPTION. Rows list capacitor specifications like CAP, 1UF, 6.3V, 10%, 0402.



2.2UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

Table with columns for SAMSUNG, MURATA, and TAIYO YUDEN. Columns include PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, and BOM OPTION. Rows list capacitor specifications like CAP, 2.2UF, 6.3V, 20%, 0402.

10UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

Table with columns for SAMSUNG, MURATA, and TAIYO YUDEN. Columns include PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, and BOM OPTION. Rows list capacitor specifications like CAP, 10UF, 6.3V, 20%, 0603.

Acoustic Cap BOM Config Tables

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. logo and drawing information: DRAWING NUMBER 051-8064, SHEET 5 OF 109.

Functional Test Points

NB NO_TESTS
These are normally testpoints but become NC
NO_TEST

Test Point	Value	Net	Category
REQUIRED NETS			
FUNC TEST - BATTERY CONNECTOR			
x2 E640	TRUE	BATT_POS	49
E640	TRUE	GND	
E640	TRUE	SMC_BS_ALRT_L	39 40 49
E640	TRUE	SMBUS_SMC_BSA_SCL	42 69
E640	TRUE	SMBUS_SMC_BSA_SDA	42 69
FUNC TEST - DC-IN CONNECTOR			
x6 E640	TRUE	PP18V5_DCIN	49 70
E640	TRUE	ADAPTER_SENSE	49
x6 E700	TRUE	GND	
FUNC TEST - FAN CONNECTOR			
E640	TRUE	=PP5V_S0_FAN	7 46
E640	TRUE	FAN_RT_PWM	46
E640	TRUE	FAN_RT_TACH	46
E700	TRUE	GND	
FUNC TEST - AIRPORT			
E640	TRUE	CK505_SRC_CLKREQ6_L	6
E640	TRUE	PCIE_WAKE_L	6 16 34
E640	TRUE	AIRPORT_RST_L	6 24 34
E640	TRUE	=SMB_AIRPORT_CLK	6 34 42
E640	TRUE	=SMB_AIRPORT_DATA	6 34 42
E700	TRUE	GND	
FUNC TEST - MIC			
E640	TRUE	PP3V3_S0_MIC_F	59 70
E640	TRUE	AUD_MIC_DATA_F	59
E640	TRUE	AUD_MIC_CLK_F	59
E700	TRUE	GND_MIC_F	59
FUNC TEST - AUDIO CONNECTOR			
E640	TRUE	HDA_SYNC	20 35 68
E640	TRUE	HDA_BIT_CLK	20 35 68
E640	TRUE	AUD_MIC_DATA	35 59
E640	TRUE	HDA_SDOUT	20 35 68
E640	TRUE	=PPVIN_S0_AUDIO	7 35
E640	TRUE	HDA_SDIN0	20 35 68
E640	TRUE	AUD_MIC_CLK	35 59
E640	TRUE	PM_SLP_S3_L	20 34 35 39 56
FUNC TEST - IPD CONNECTOR			
E640	TRUE	SMC_LID	38 39 40
E640	TRUE	PP3V42_G3H_IPD_F	38 70
E640	TRUE	SMC_SYS_KBDLED	38 39
E640	TRUE	SMC_SYS_LED	38 39
E640	TRUE	=USB2_TPAD_N	8 38
E640	TRUE	=USB2_TPAD_P	8 38
E640	TRUE	SMC_ONOFF_L	6 38 39 40
E640	TRUE	=USB2_IR_N	6 8 38
E640	TRUE	=USB2_IR_P	6 8 38
E640	TRUE	PP5V_S0_KBDLED_F	6 38 70
E640	TRUE	PP5V_S3_TOPCASE_F	38 70
E640	TRUE	=I2C_TPAD_SCL	38 42
E640	TRUE	=I2C_TPAD_SDA	38 42
E640	TRUE	SMC_ONOFF_L	6 38 39 40
E640	TRUE	=USB2_IR_N	6 8 38
E640	TRUE	=USB2_IR_P	6 8 38
E640	TRUE	PP5V_S0_KBDLED_F	6 38 70
E640	TRUE	LSOC_PRESS_H_R	38
FUNC TEST - M93 WIRELESS CONNECTOR			
E640	TRUE	AIRPORT_RST_L	6 24 34
E640	TRUE	PCIE_WAKE_L	6 16 34
E640	TRUE	CK505_SRC_CLKREQ6_L	6
E640	TRUE	PCIE_CLK100M_MINI_N_F	34
E640	TRUE	PCIE_CLK100M_MINI_P_F	34
E640	TRUE	PCIE_E_D2R_N_F	34
E640	TRUE	PCIE_E_D2R_P_F	34
E640	TRUE	PP5V_S0	7 70
E640	TRUE	PCIE_E_R2D_C_N_F	6 34
E640	TRUE	PCIE_E_R2D_C_P_F	6 34
E640	TRUE	AIRPORT_RST_L	6 24 34
E640	TRUE	=SMB_AIRPORT_DATA	6 34 42
E640	TRUE	=SMB_AIRPORT_CLK	6 34 42
E640	TRUE	PCIE_E_R2D_C_N_F	6 34
E640	TRUE	PCIE_E_R2D_C_P_F	6 34
E640	TRUE	PP3V3_S3_AP_AUX	34 70
FUNC TEST - Power Supplies			
E640	TRUE	PPVCORE_S0_CPU	7 70
E640	TRUE	PP0V75_S0	7 70
E640	TRUE	PP1V05_S0	7 70
E640	TRUE	PP1V5_S0	7 70
E640	TRUE	PP1V5_S3	7 70
E640	TRUE	PP1V05_S5	7 70
E640	TRUE	PPMPCORE_S0	7 70
E640	TRUE	PP5V_S0	7 70
E640	TRUE	PP3V3_S0	7 70
E640	TRUE	PP3V3_S3	7 70
E640	TRUE	PP5V_S3	7 70
E640	TRUE	PP3V3_S5	7 70
E640	TRUE	PP3V42_G3H	7 70
E640	TRUE	PP18V5_G3H	7 70
E640	TRUE	PPDCIN_G3H	7 70
E640	TRUE	PPBUS_G3H	7 70
E640	TRUE	PPBUS_R_G3H	7 70
E640	TRUE	PP1V8_S0	7 70
FUNC TEST - SATA HDD			
E640	TRUE	PP3V3_S0_HDD_F	36 70
E640	TRUE	SATA_HDD_R2D_N	36 67
E640	TRUE	SATA_HDD_R2D_P	36 67
E640	TRUE	SATA_HDD_D2R_C_N	36 67
E640	TRUE	SATA_HDD_D2R_C_P	36 67
E700	TRUE	GND	
FUNC TEST - RIO HATCH CONNECTOR			
E640	TRUE	DP_ML_C_N<3..0>	61 67
E640	TRUE	DP_ML_C_P<3..0>	61 67
E640	TRUE	DP_AUX_CH_C_N	35 60 61 67
E640	TRUE	DP_AUX_CH_C_P	35 60 61 67
E640	TRUE	DP_CA_DET_Q	35 61
E640	TRUE	HDMI_CEC	35 61
E640	TRUE	DP_HPD_Q	35 61
E640	TRUE	PP3V3_S0_DPPWR	35 61 70
E640	TRUE	USB2_EXTA_F_P	35 37
E640	TRUE	USB2_EXTA_F_N	35 37
E640	TRUE	PP5V_S3_USB2_EXTA_F	35 37 70
E640	TRUE	GND	
FUNC TEST - XDP/ITP CONNECTOR			
E640	TRUE	XDP_BPM_L<0..5>	12 13
E640	TRUE	TP_XDP_OBSFN_B0	12
E640	TRUE	TP_XDP_OBSFN_B1	12
E640	TRUE	TP_XDP_OBSDATA_B0	12
E640	TRUE	TP_XDP_OBSDATA_B1	12
E640	TRUE	TP_XDP_OBSDATA_B2	12
E640	TRUE	TP_XDP_OBSDATA_B3	12
E640	TRUE	XDP_PWRGD	12
E640	TRUE	XDP_OBS20	12
E640	TRUE	SMBUS_MCP_0_DATA	12 20 42 68
E640	TRUE	SMBUS_MCP_0_CLK	12 20 42 68
E640	TRUE	XDP_TCK	12
E640	TRUE	JTAG_MCP_TDO_CONN	12
E640	TRUE	JTAG_MCP_TRST_L	12 20
E640	TRUE	MCP_DEBUG<7..0>	12 18 68
E640	TRUE	JTAG_MCP_TDI	12 20
E640	TRUE	JTAG_MCP_TMS	12 20
E640	TRUE	FSB_CLK_ITP_P	12 13 65
E640	TRUE	FSB_CLK_ITP_N	12 13 65
E640	TRUE	XDP_CPURST_L	12 65
E640	TRUE	XDP_DBRESET_L	12
E640	TRUE	XDP_TDO_CONN	12
E640	TRUE	XDP_TRST_L	12
E640	TRUE	XDP_TDI	12
E640	TRUE	XDP_TMS	12
E640	TRUE	=PP3V3_S0_XDP	7 12
E640	TRUE	=PP1V05_S0_CPU	7 11 12
FUNC TEST - CAMERA USB, LVDS, ALS			
x2 E640	TRUE	PP5V_S3_CAMERA_F	59 70
E640	TRUE	USB2_CAMERA_F_P	59
E640	TRUE	USB2_CAMERA_F_N	59
E640	TRUE	LCDBKLT_RTIN<1..6>	59 62
E640	TRUE	LVDS_IG_A_DATA_N<0..2>	17 59 67
E640	TRUE	LVDS_IG_A_DATA_P<0..2>	17 59 67
E640	TRUE	PPVOUT_S0_LCDBKLT	59 62 70
E640	TRUE	LVDS_IG_A_CLK_F_N	59 67
E640	TRUE	LVDS_IG_A_CLK_F_P	59 67
E640	TRUE	LVDS_IG_DDC_CLK	17 59
E640	TRUE	LVDS_IG_DDC_DATA	17 59
E640	TRUE	PP3V3_S0_LCD_F	59 70
x2 E640	TRUE	PP3V3_LCDVDD_SW_F	59 70
E640	TRUE	=I2C_ALS_SDA	42 59
E640	TRUE	=I2C_ALS_SCL	42 59
x1 E640	TRUE	GND	
NICE2HAVE NETS			
E640	TRUE	GND	

Power Supply NO_TESTS
NO_TEST

CLOCK NO_TESTS
NO_TEST

LVDS NO_TESTS
NO_TEST

Functional Test and No-Tests

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT OF		
NONE	7 OF		109

"S0" RAILS


"S3" RAILS

"S5" RAILS


"G3H" RAILS



"RMGT" RAILS




PEX & SATA AVDD/DVDD aliases




Power Aliases	
SYNC_MASTER=WFERRY	SYNC_DATE=06/15/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT	OF	109
NONE	8		


EMI SPRING CLIPS



BOSSSES



STANDOFFS



SMC ALIASES

NO-CONNECT UNUSED SMC INTERFACE PORTS

39 SMC PA0	NC SMC PA0	NO_TEST
39 SMC PA1	NC SMC PA1	MAKE_BASE=TRUE
39 ESTARLDO EN	NC ESTARLDO EN	MAKE_BASE=TRUE
39 SMC P26	NC SMC P26	MAKE_BASE=TRUE
39 SMC P41	NC SMC P41	MAKE_BASE=TRUE
39 SMC BIL BUTTON L	NC SMC P67	MAKE_BASE=TRUE
39 SMC GFX OVERTEMP L	NC SMC GFX OVERTEMP L	MAKE_BASE=TRUE
39 SMC EXCARD OC L	NC EXCARD OC L	MAKE_BASE=TRUE
39 SMC P24	NC SMC P24	MAKE_BASE=TRUE
39 SMC EXCARD CP	NC SMC EXCARD CP	MAKE_BASE=TRUE
39 ALS RIGHT	NC ALS RIGHT	MAKE_BASE=TRUE
39 ALS GAIN	NC ALS GAIN	MAKE_BASE=TRUE
39 SMC FAN 1 CTL	NC SMC FAN 1 CTL	MAKE_BASE=TRUE
39 SMC FAN 2 CTL	NC SMC FAN 2 CTL	MAKE_BASE=TRUE
39 SMC FAN 3 CTL	NC SMC FAN 3 CTL	MAKE_BASE=TRUE
39 SMC FAN 1 TACH	NC SMC FAN 1 TACH	MAKE_BASE=TRUE
39 SMC FAN 2 TACH	NC SMC FAN 2 TACH	MAKE_BASE=TRUE
39 SMC FAN 3 TACH	NC SMC FAN 3 TACH	MAKE_BASE=TRUE
39 SMC EXCARD PWR EN	NC SMC RSTGATE L	MAKE_BASE=TRUE
39 ISENSE_CAL_EN	NC ISENSE_CAL_EN	MAKE_BASE=TRUE
39 SMC FWE	NC SMC FWE	MAKE_BASE=TRUE
39 SMC ANALOG ID	NC SMC ANALOG ID	MAKE_BASE=TRUE
39 ALS LEFT	NC ALS LEFT	MAKE_BASE=TRUE
39 SMC NB DDR ISENSE	NC SMC NB DDR ISENSE	MAKE_BASE=TRUE
39 SMC P10	NC SMC P10	MAKE_BASE=TRUE
39 SMC PA5	NC SMC PA5	MAKE_BASE=TRUE
39 SMC GPU ISENSE	NC SMC GPU ISENSE	MAKE_BASE=TRUE

PCI-E ALIASES


UNUSED GPU LANES

16 =PEG D2R N<15:0>	NC PEG D2R N<15:0>	NO_TEST=TRUE MAKE_BASE=TRUE
16 =PEG D2R P<15:0>	NC PEG D2R P<15:0>	NO_TEST=TRUE MAKE_BASE=TRUE
16 =PEG R2D C N<15:0>	NC PEG R2D C N<15:0>	NO_TEST=TRUE MAKE_BASE=TRUE
16 =PEG R2D C P<15:0>	NC PEG R2D C P<15:0>	NO_TEST=TRUE MAKE_BASE=TRUE
16 PEG PRSNT L	TP PEG PRSNT L	MAKE_BASE=TRUE
16 PEG CLKRREO L	TP PEG CLKRREO L	MAKE_BASE=TRUE
16 PEG CLK100M P	TP PEG CLK100M P	MAKE_BASE=TRUE
16 PEG CLK100M N	TP PEG CLK100M N	MAKE_BASE=TRUE
16 EXTGPU PWR EN	TP EXTGPU PWR EN	MAKE_BASE=TRUE
16 EXTGPU RESET L	TP EXTGPU RESET L	MAKE_BASE=TRUE


AIRPORT CARD AND TURBOMEM PRESENT SIGNAL



HDA PULL-DOWN




DP HOTPLUG PULL-DOWN



LAN ALIASES

UNUSED ETHERNET RG/MII INTERFACE



17 ENET RESET L	NC ENET RESET L	MAKE_BASE=TRUE
17 MCP_CLK25M_BUF0 R	NC MCP_CLK25M_BUF0 R	MAKE_BASE=TRUE
17 ENET_PWRDWN L	NC ENET_PWRDWN L	MAKE_BASE=TRUE
17 ENET_MDC	NC ENET_MDC	MAKE_BASE=TRUE
17 ENET_TX_CTRL	NC ENEX_TX_CTRL	MAKE_BASE=TRUE
17 ENET_TXD<3..0>	NC ENET_TXD<3..0>	MAKE_BASE=TRUE

DACS ALIASES

UNUSED CRT & TV-OUT INTERFACE

17 MCP_TV_DAC_RSET	NC MCP_TV_DAC_RSET	NO_TEST=TRUE MAKE_BASE=TRUE
17 MCP_TV_DAC_VREF	NC MCP_TV_DAC_VREF	NO_TEST=TRUE MAKE_BASE=TRUE
17 MCP_CLK27M_XTALIN	NC MCP_CLK27M_XTALIN	NO_TEST=TRUE MAKE_BASE=TRUE
17 MCP_CLK27M_XTALOUT	NC MCP_CLK27M_XTALOUT	NO_TEST=TRUE MAKE_BASE=TRUE
17 CRT_IG_R_C_PR	NC CRT_IG_R_C_PR	NO_TEST=TRUE MAKE_BASE=TRUE
17 CRT_IG_G_Y_Y	NC CRT_IG_G_Y_Y	NO_TEST=TRUE MAKE_BASE=TRUE
17 CRT_IG_B_COMP_PB	NC CRT_IG_B_COMP_PB	NO_TEST=TRUE MAKE_BASE=TRUE
17 CRT_IG_HSYNC	NC CRT_IG_HSYNC	NO_TEST=TRUE MAKE_BASE=TRUE
17 CRT_IG_VSYNC	NC CRT_IG_VSYNC	NO_TEST=TRUE MAKE_BASE=TRUE

LVDS ALIASES

UNUSED LVDS SIGNALS

67 LVDS_IG_A_DATA_P<3>	NC LVDS_IG_A_DATA_P3	NO_TEST=TRUE MAKE_BASE=TRUE
67 LVDS_IG_A_DATA_N<3>	NC LVDS_IG_A_DATA_N3	NO_TEST=TRUE MAKE_BASE=TRUE
67 LVDS_IG_B_CLK_P	NC LVDS_IG_B_CLK_P	NO_TEST=TRUE MAKE_BASE=TRUE
67 LVDS_IG_B_CLK_N	NC LVDS_IG_B_CLK_N	NO_TEST=TRUE MAKE_BASE=TRUE
67 LVDS_IG_B_DATA_P<3:0>	NC LVDS_IG_B_DATA_P<3:0>	NO_TEST=TRUE MAKE_BASE=TRUE
67 LVDS_IG_B_DATA_N<3:0>	NC LVDS_IG_B_DATA_N<3:0>	NO_TEST=TRUE MAKE_BASE=TRUE

MISC NC MCP79 ALIASES

13 CPU_PECI_MCP	TP CPU_PECI_MCP	MAKE_BASE=TRUE
13 FW_PME_L	TP FW_PME_L	MAKE_BASE=TRUE
20 ODD_PWR_EN_L	TP ODD_PWR_EN_L	MAKE_BASE=TRUE

SATA ALIASES

UNUSED SATA ODD SIGNALS

15 SATA_ODD_R2D_C_P	TP SATA_ODD_R2D_C_P	MAKE_BASE=TRUE
15 SATA_ODD_R2D_C_N	TP SATA_ODD_R2D_C_N	MAKE_BASE=TRUE
15 SATA_ODD_D2R_P	TP SATA_ODD_D2R_P	MAKE_BASE=TRUE
15 SATA_ODD_D2R_N	TP SATA_ODD_D2R_N	MAKE_BASE=TRUE

USB ALIASES

UNUSED USB PORTS

68 USB_EXTB_P	TP USB_EXTB_P	MAKE_BASE=TRUE
68 USB_EXTB_N	TP USB_EXTB_N	MAKE_BASE=TRUE
68 USB_EXTC_P	TP USB_EXTC_P	MAKE_BASE=TRUE
68 USB_EXTC_N	TP USB_EXTC_N	MAKE_BASE=TRUE
68 USB_EXTD_P	TP USB_EXTD_P	MAKE_BASE=TRUE
68 USB_EXTD_N	TP USB_EXTD_N	MAKE_BASE=TRUE
68 USB_EXCARD_P	TP USB_EXCARD_P	MAKE_BASE=TRUE
68 USB_EXCARD_N	TP USB_EXCARD_N	MAKE_BASE=TRUE
68 USB_MINI_P	TP USB_MINI_P	MAKE_BASE=TRUE
68 USB_MINI_N	TP USB_MINI_N	MAKE_BASE=TRUE

EXTERNAL PORT A

37 =USB2_EXTA_P	USB_EXTA_P	19 68
37 =USB2_EXTA_N	USB_EXTA_N	19 68
37 =EXTRAUSB_OC_L	USB_EXTA_OC_L	19 68
59 =USB2_CAMERA_P	USB_CAMERA_P	19 68
59 =USB2_CAMERA_N	USB_CAMERA_N	19 68

TRACKPAD (WELLSPRING)

18 =USB2_TPAD_P	USB_TPAD_P	19 68
18 =USB2_TPAD_N	USB_TPAD_N	19 68
18 =USB2_IR_P	USB_IR_P	19 68
18 =USB2_IR_N	USB_IR_N	19 68

BT (M93)


34 =USB2_BT_P	USB_BT_P	19 68
34 =USB2_BT_N	USB_BT_N	19 68

CPU FSB FREQUENCY STRAPS

BSEL<2..0>	FSB MHZ
0 0 0	266
0 0 1	300
0 1 0	(156)
0 1 1	333
1 0 0	400
1 0 1	(400)
1 1 0	(400)
1 1 1	(RSVD)

Extra FSB Pull-ups

Exist in MRB but not Intel designs. Here for CYA.
If found to be necessary, will move to page14.csa



MEM ALIASES

15 TP_MEM_A_CLK4P	NC_MEM_A_CLK4P	NO_TEST
15 TP_MEM_A_CLK4N	NC_MEM_A_CLK4N	MAKE_BASE=TRUE
15 TP_MEM_A_CLK3P	NC_MEM_A_CLK3P	MAKE_BASE=TRUE
15 TP_MEM_A_CLK3N	NC_MEM_A_CLK3N	MAKE_BASE=TRUE
15 TP_MEM_A_CS_L<2>	NC_MEM_A_CS_L<2>	MAKE_BASE=TRUE
15 TP_MEM_A_CS_L<3>	NC_MEM_A_CS_L<3>	MAKE_BASE=TRUE
15 TP_MEM_A_CKE<2>	NC_MEM_A_CKE<2>	MAKE_BASE=TRUE
15 TP_MEM_A_CKE<3>	NC_MEM_A_CKE<3>	MAKE_BASE=TRUE
15 TP_MEM_B_CLK4P	NC_MEM_B_CLK4P	MAKE_BASE=TRUE
15 TP_MEM_B_CLK4N	NC_MEM_B_CLK4N	MAKE_BASE=TRUE
15 TP_MEM_B_CLK3P	NC_MEM_B_CLK3P	MAKE_BASE=TRUE
15 TP_MEM_B_CLK3N	NC_MEM_B_CLK3N	MAKE_BASE=TRUE
15 TP_MEM_B_CS_L<2>	NC_MEM_B_CS_L<2>	MAKE_BASE=TRUE
15 TP_MEM_B_CS_L<3>	NC_MEM_B_CS_L<3>	MAKE_BASE=TRUE
15 TP_MEM_B_ODT<2>	NC_MEM_B_ODT<2>	MAKE_BASE=TRUE
15 TP_MEM_B_ODT<3>	NC_MEM_B_ODT<3>	MAKE_BASE=TRUE
15 TP_MEM_B_CKE<2>	NC_MEM_B_CKE<2>	MAKE_BASE=TRUE
15 TP_MEM_B_CKE<3>	NC_MEM_B_CKE<3>	MAKE_BASE=TRUE

SIGNAL ALIAS /RESET

SYNC_MASTER=(MASTER) SYNC_DATA=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-8064	A
SCALE	SHT	OF
NONE	9	109

20 SMC_IG_THROTTLE_L	SMC_GFX_THROTTLE_L	39
40 SMC_SMS_INT_L	SMC_SMS_INT	39
40 SMC_ADAPTER_EN	SMC_ADAPTER_PRESENT	34





SYNC FROM M97

CPU FSB

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF 109



LAYOUT NOTE:
CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
20=27.4 OHM DIFFERENTIAL TRACE ROUTING.

LAYOUT NOTE:
PLACE R1100 AND R1101
WITHIN 1 INCH OF CPU W/ NO STUB

LAYOUT NOTE:
PROVIDE A TEST POINT (WITH NO STUB)
TO CONNECT A DIFFERENTIAL PROBE
BETWEEN VCCSENSE AND VSSSENSE

CPU Power & Ground

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHEET		OF
NONE	11		109


CPU VCORE HF AND BULK DECOUPLING

3x 330uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402


64 10 7 =PPVCORE_S0_CPU

10UF 0603 = APN:138S0568 = MURATA, TAIYO, TDK, SAMSUNG


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU



LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU




Intel recommends 3x220UF @ 9mOHM

CPU VCORE VID CONNECTIONS

65 50 10 CPU VID<0..6> MAKE_BASE=TRUE IMVP6 VID<0..6> 65

VCCA (CPU AVdd) DECOUPLING


10 7 =PP1V5_S0_CPU



LAYOUT NOTE:
PLACE C1281 NEAR PIN B34 OF U1000

VCCP (CPU I/O) DECOUPLING

12 10 9 7 =PP1V05_S0_CPU



LAYOUT NOTE:
PLACE C1290 CLOSE TO CPU
PLACE C1283-C1288 CLOSE TO FSB ADDRESS PINS
PLACE C1291-C1296 CLOSE TO FSB DATA PINS


CPU Decoupling & VID

SYNC_MASTER=MSASBAR SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-8064	A
SCALE	SHT	OF
NONE	12	109

MCP79-specific pinout




From XDP connector

To XDP connector and/or level translator




eXtended Debug Port (XDP)
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHEET		OF
NONE	13		109



U1400 MCP79U BGA (1 OF 12)

65	FSB_DSTB L P<0>	AC61	CPU_DSTBP0#	CPU_D0#	AG59	FSB D L<0>	65
65	FSB_DSTB L N<0>	AB60	CPU_DSTBN0#	CPU_D1#	AD58	FSB D L<1>	65
65	FSB_DINV L<0>	U61	CPU_DBI0#	CPU_D2#	AE59	FSB D L<2>	65
65	FSB_DSTB L P<1>	AA57	CPU_DSTBP1#	CPU_D3#	AA61	FSB D L<3>	65
65	FSB_DSTB L N<1>	AB56	CPU_DSTBN1#	CPU_D4#	AF58	FSB D L<4>	65
65	FSB_DINV L<1>	AE57	CPU_DBI1#	CPU_D5#	AC59	FSB D L<5>	65
65	FSB_DSTB L P<2>	J53	CPU_DSTBP2#	CPU_D6#	AG61	FSB D L<6>	65
65	FSB_DSTB L N<2>	H54	CPU_DSTBN2#	CPU_D7#	AF60	FSB D L<7>	65
65	FSB_DINV L<2>	F55	CPU_DBI2#	CPU_D8#	Y58	FSB D L<8>	65
65	FSB_DSTB L P<3>	K60	CPU_DSTBP3#	CPU_D9#	AA59	FSB D L<9>	65
65	FSB_DSTB L N<3>	L59	CPU_DSTBN3#	CPU_D10#	Y58	FSB D L<10>	65
65	FSB_DINV L<3>	G59	CPU_DBI3#	CPU_D11#	U59	FSB D L<11>	65
65	FSB A L<3>	AH60	CPU_A3#	CPU_D12#	V60	FSB D L<12>	65
65	FSB A L<4>	AM60	CPU_A4#	CPU_D13#	AD60	FSB D L<13>	65
65	FSB A L<5>	AN59	CPU_A5#	CPU_D14#	W59	FSB D L<14>	65
65	FSB A L<6>	AL59	CPU_A6#	CPU_D15#	Y60	FSB D L<15>	65
65	FSB A L<7>	AR59	CPU_A7#	CPU_D16#	AF56	FSB D L<16>	65
65	FSB A L<8>	AT60	CPU_A8#	CPU_D17#	AC57	FSB D L<17>	65
65	FSB A L<9>	AK60	CPU_A9#	CPU_D18#	AB54	FSB D L<18>	65
65	FSB A L<10>	AV60	CPU_A10#	CPU_D19#	V56	FSB D L<19>	65
65	FSB A L<11>	AV58	CPU_A11#	CPU_D20#	AD54	FSB D L<20>	65
65	FSB A L<12>	AW61	CPU_A12#	CPU_D21#	AA55	FSB D L<21>	65
65	FSB A L<13>	AR61	CPU_A13#	CPU_D22#	AG57	FSB D L<22>	65
65	FSB A L<14>	AW59	CPU_A14#	CPU_D23#	AD56	FSB D L<23>	65
65	FSB A L<15>	AT58	CPU_A15#	CPU_D24#	V54	FSB D L<24>	65
65	FSB A L<16>	AU59	CPU_A16#	CPU_D25#	U55	FSB D L<25>	65
65	FSB A L<17>	AU57	CPU_A17#	CPU_D26#	T56	FSB D L<26>	65
65	FSB A L<18>	AP56	CPU_A18#	CPU_D27#	U57	FSB D L<27>	65
65	FSB A L<19>	AM54	CPU_A19#	CPU_D28#	W57	FSB D L<28>	65
65	FSB A L<20>	AY56	CPU_A20#	CPU_D29#	Y54	FSB D L<29>	65
65	FSB A L<21>	AP54	CPU_A21#	CPU_D30#	Y56	FSB D L<30>	65
65	FSB A L<22>	AY54	CPU_A22#	CPU_D31#	AC55	FSB D L<31>	65
65	FSB A L<23>	AM56	CPU_A23#	CPU_D32#	R55	FSB D L<32>	65
65	FSB A L<24>	AK56	CPU_A24#	CPU_D33#	R57	FSB D L<33>	65
65	FSB A L<25>	AN55	CPU_A25#	CPU_D34#	G57	FSB D L<34>	65
65	FSB A L<26>	AL57	CPU_A26#	CPU_D35#	L57	FSB D L<35>	65
65	FSB A L<27>	AR55	CPU_A27#	CPU_D36#	H56	FSB D L<36>	65
65	FSB A L<28>	AV54	CPU_A28#	CPU_D37#	J57	FSB D L<37>	65
65	FSB A L<29>	AW55	CPU_A29#	CPU_D38#	K56	FSB D L<38>	65
65	FSB A L<30>	AN57	CPU_A30#	CPU_D39#	E57	FSB D L<39>	65
65	FSB A L<31>	AR57	CPU_A31#	CPU_D40#	M54	FSB D L<40>	65
65	FSB A L<32>	AT56	CPU_A32#	CPU_D41#	P56	FSB D L<41>	65
65	FSB A L<33>	BA57	CPU_A33#	CPU_D42#	N57	FSB D L<42>	65
65	FSB A L<34>	AV56	CPU_A34#	CPU_D43#	J55	FSB D L<43>	65
65	FSB A L<35>	AW57	CPU_A35#	CPU_D44#	L55	FSB D L<44>	65
65	FSB_ADSTB L<0>	AP60	CPU_ADSTB0#	CPU_D45#	T54	FSB D L<45>	65
65	FSB_ADSTB L<1>	AT54	CPU_ADSTB1#	CPU_D46#	P54	FSB D L<46>	65
65	FSB_REQ L<0>	AJ61	CPU_REQ0#	CPU_D47#	M56	FSB D L<47>	65
65	FSB_REQ L<1>	AK58	CPU_REQ1#	CPU_D48#	M60	FSB D L<48>	65
65	FSB_REQ L<2>	AM58	CPU_REQ2#	CPU_D49#	P58	FSB D L<49>	65
65	FSB_REQ L<3>	AJ59	CPU_REQ3#	CPU_D50#	R59	FSB D L<50>	65
65	FSB_REQ L<4>	AN61	CPU_REQ4#	CPU_D51#	P60	FSB D L<51>	65
65	FSB_ADS L	AH56	CPU_ADS#	CPU_D52#	M58	FSB D L<52>	65
65	FSB_BNR L	AH54	CPU_BNR#	CPU_D53#	R61	FSB D L<53>	65
65	FSB_BREQ0 L	BB60	CPU_BR0#	CPU_D54#	H60	FSB D L<54>	65
65	FSB_BREQ1 L	AV52	CPU_BR1#	CPU_D55#	H58	FSB D L<55>	65
65	FSB_DBSY L	AK54	CPU_DBSY#	CPU_D56#	F60	FSB D L<56>	65
65	FSB_DRDY L	AJ57	CPU_DRDY#	CPU_D57#	T60	FSB D L<57>	65
65	FSB_HIT L	AG55	CPU_HIT#	CPU_D58#	F58	FSB D L<58>	65
65	FSB_HITM L	AJ55	CPU_HITM#	CPU_D59#	J59	FSB D L<59>	65
65	FSB_LOCK L	BG59	CPU_LOCK#	CPU_D60#	L61	FSB D L<60>	65
65	FSB_TRDY L	BD60	CPU_TRDY#	CPU_D61#	J61	FSB D L<61>	65
65	CPU_PECI MCP	B60	CPU_PECI	CPU_D62#	E61	FSB D L<62>	65
65	CPU_PROCHOT L	B759	CPU_PROCHOT#	CPU_D63#	N59	FSB D L<63>	65
65	CPU_THERMTRIP#	BL61	CPU_THERMTRIP#	CPU_BPRI#	AY60	FSB_BPRI L	65
65	CPU_FERR#	BH60	CPU_FERR#	CPU_DEFER#	AF54	FSB_DEFER L	65
65	(MCP_BSEL<2>)	E59	CPU_BSEL2	BCLK_OUT_CPU_P	BP58	FSB_CLK_CPU P	65
65	(MCP_BSEL<1>)	C61	CPU_BSEL1	BCLK_OUT_CPU_N	BN59	FSB_CLK_CPU N	65
65	(MCP_BSEL<0>)	C59	CPU_BSEL0	BCLK_OUT_ITP_P	BT58	FSB_CLK_ITP P	12 65
65	FSB_RS L<0>	BA59	CPU_RS0#	BCLK_OUT_ITP_N	BU59	FSB_CLK_ITP N	12 65
65	FSB_RS L<1>	BA61	CPU_RS1#	BCLK_OUT_NB_P	BN61	FSB_CLK_MCP P	65
65	FSB_RS L<2>	BE61	CPU_RS2#	BCLK_OUT_NB_N	BP60	FSB_CLK_MCP N	65
65	PP1V05_S0_MCP_PLL_FSB	270 mA (A01)	VIPI_DLLDCCELL_AVDD	BCLK_IN_N	BV60	Loop-back clock for delay matching.	
65	MCP_BCLK_VML_COMP_VDD	BN57	VIPI_PLL_MCLK	BCLK_IN_P	BW61		
65	MCP_BCLK_VML_COMP_GND	BM56	VIPI_PLL_FSB	CPU_A20M#	BG61	CPU_A20M L	65
65	MCP_CPU_COMP_VCC	BU61	VIPI_PLL_CPU	CPU_IGNNE#	BC59	CPU_IGNNE L	65
65	MCP_CPU_COMP_GND	BL59		CPU_INIT#	BK60	CPU_INIT L	65
				CPU_INTR#	BF60	CPU_INTR	65
				CPU_NMI#	BB58	CPU_NMI	65
				CPU_SMI#	BE59	CPU_SMI L	65
				CPU_PWRGD#	BR59	CPU_PWRGD	65
				CPU_RESET#	D60	FSB_CPURST L	65
				CPU_SLP#	BK58	FSB_CPUSLP L	65
				CPU_DPSLP#	BT60	FSB_DPUSLP L	65
				CPU_DPWR#	BM60	FSB_DPWR L	65
				CPU_STPCLK#	BD58	FSB_STPCLK L	65
				CPU_DPRSTP#	BH58	FSB_DPRSTP L	65



MCP CPU Interface

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.		SIZE	DRAWING NUMBER	REV.	
		D	051-8064	A	
SCALE	NONE	SHT	14	OF	109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Memory Interface
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF 109



MCP Memory Misc
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		16	109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP PCIe Interfaces

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT	OF	109
NONE	17		



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.


MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HOTPLUG_DET.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFx at 1.8V
 Dual-channel TMDS: Power +VDD_IPFx at 3.3V

MCP Ethernet & Graphics	
SYNC_MASTER=M97	SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SCALE	SHT	OF	REV.
	NONE	18	109	A



MCP PCI & LPC

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-8064	REV. A
	SCALE NONE	SHEET 19	OF 109




www.laptop-schematics.com

MCP SATA & USB
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT		OF
NONE	20		109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option.

BUF_SIO_CLK Frequency





Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
 For EMI Reduction on HDA interface




MCP HDA & MISC

SYNC_MASTER=M97 SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8064	A
SCALE	SHT	OF
NONE	21	109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).




www.laptop-schematics.com

MCP Power & Ground
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHEET	OF	
NONE	22	109	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Standard Decoupling

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	NONE	D 051-8064	A
SHEET		OF	
25		109	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com


SYNC FROM M97

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


MCP Graphics Support
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT OF		REV.
NONE	26 OF 109		


RTC Power Sources





RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD







Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



Reset Button



SYNC FROM M97
 CHANGED RTC POWER SOURCE TO DIRECT CONNECTION
 ADDED MCPSEQ_SMC LOGIC

SB Misc			
SYNC_MASTER=M97	DRAWING NUMBER		REV.
	D	051-8064	A
SCALE	SHT	OF	109
NONE	28		



APPLE INC.


Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	1	RES,MTL FILM,0.5%,0201,SM,LF	R2903	CRITICAL	NO_VREFMRGN
117S0002	1	RES,MTL FILM,0.5%,0201,SM,LF	R2905	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=01/15/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT	OF	109
NONE	29		

www.laptop-schematics.com

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



www.laptop-schematics.com

www.laptop-schematics.com


DDR3 Support
SYNC_MASTER=T18_MLB SYNC_DATE=01/30/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT	OF	109
NONE	30		

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel A (0-31)
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		31	109



A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel A (32-63)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		32	109



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL


DDR3 DRAM Channel B (0-31)
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		33	109

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel B (32-63)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		34	109



D

C

B

A

D

C

B

A

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

APPROXIMATE CAP ARRANGEMENT

TWO 0402 CAPS ALONG PACKAGE EDGE


COLUMN OF THREE 0402 CAPS BETWEEN PACKAGES

DDR BYPASSING 1

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8064	A
SCALE	SHT	OF
NONE	35	109



2 CAPS ALONG PACKAGE EDGE

2 CAPS ALONG PACKAGE EDGE

COLUMN OF THREE CAPS BETWEEN PACKAGES

COLUMN OF THREE CAPS BETWEEN PACKAGES

APPROXIMATE CAP ARRANGEMENT

TWO 0402 CAPS ALONG PACKAGE EDGE


COLUMN OF THREE 0402 CAPS BETWEEN PACKAGES

DDR BYPASSING 2
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHEET		OF
NONE	36		109

MEM CLOCK TERMINATION
 Place RC end termination after last DRAM
 Place Source Cterm at neckdown at first DRAM

JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



Unused Clock Termination



Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		37	109

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

M93 WIRELESS AIRPORT & BT CONNECTOR



APN: 516S0580

Wireless M93 Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT		OF
NONE	41		109

www.laptop-schematics.com

Micro-DisplayPort / USB to RIO Hatch Assembly



www.laptop-schematics.com

Hatch and Audio Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT		OF
NONE	42		109

8 7 6 5 4 3 2 1

D

D

C

C

B

B


A

A

8 7 6 5 4 3 2 1

www.laptop-schematics.com

SATA HDD PORT




516S0678

www.laptop-schematics.com

SATA Connectors
 SYNC_MASTER=CHANGZHANG SYNC_DATE=02/05/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT		OF
NONE	45		109



USB 2.0 CONNECTOR

CONNECT TO 5V S5 or S3 PER LAYOUT

CRITICAL
C4610
100UF
20%
6.3V
POLY-TANT
CASE-B2-SM

CRITICAL
U4600
TPS2052B
IN
OUT1
MSOP
OC1*
EN1
OC2*
EN2
GND
TPAD

DUAL SWITCH HAS GANGED OUTPUT
BOTH SWITCHES WILL TRIP TOGETHER AT 1.5A-2.2A

CRITICAL
L4602
FERR-120-OHM-3A

ROUTE USB DATA LINES AS DIFFERENTIAL PAIRS

CRITICAL
L4600
90-OHM-100MA
DPL11S

CRITICAL
D4600
SC-75
RCLAMP0502B

LAYOUT NOTE: C4602 IS AN EMC BY-PASS CAP FOR J4200

R4650

C4650
0.47UF
10%
6.3V
CERM-X5R
402

USB/SMC MUX

USB_EXTA_MUXED_P 37 68
USB_EXTA_MUXED_N 37 68

R4675

C4675
0.1UF
10%
6.3V
X5R
201

R4677
10K
5%
1/20W
MP-LF
201

CRITICAL
U4675
PI3USB102ZLE
TQFN

SEL=0 CHOOSE SMC
SEL=1 CHOOSE USB

NOSTUFF
R4678

NOSTUFF
R4679


USB EXTERNAL CONNECTORS

SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






SIZE	DRAWING NUMBER	REV.
D	051-8064	A
SCALE	SHT	OF
NONE	46	109



APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT	OF	109
NONE	48		


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.






SMC
 SYNC_MASTER=M97 SYNC_DATE=02/21/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		49	109


SMC Reset Button / Brownout Detect




SMC 1.05V to 3.3V Level Shifting




SMC Crystal Circuit




SMC 3.3V to 1.05V Level Shifting



Debug Power Button



SMC AVREF Supply



SMC SUPPORT
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF 109

LPC+SPI Connector

MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected w/ R5190,R5191,R5192,R5193




MCP79 Internal SPI MUX Support


Not supported in Rev A01 MCP79 silicon

MCP SPI Override Options

Internal MUX in rev B01 does not work as intended.
 Now MCP_CS1_YES and MCP_CS1_NO determines external MUX option.




SPI MUX BYPASS



LPC+SPI Debug Connector
 SYNC_MASTER=CHANGZHANG SYNC_DATE=01/24/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		51	109




www.laptop-schematics.com


M97 SMBUS CONNECTIONS
 SYNC_MASTER=BEN SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		52	109


ACIN VOLTAGE SENSE



MCP VOLTAGE SENSE



PBUS VOLTAGE SENSE



Voltage Sensors

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-8064 A

SCALE NONE SHEET 53 OF 109

8

7

6

5

4

3

2

1


D

D

MCP VCore Current Sense

www.laptop-schematics.com

MCP VCore Current Sense Filter




C

C

www.laptop-schematics.com

PBUS Current Sense



B

B

www.laptop-schematics.com

A

A

Current Sensing

SYNC_MASTER=YUNWU SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-8064	REV.	A
SCALE	NONE	SHT	54	OF	109

8

7

6

5


4

3


2

1


CPU/MCP T-Diode Thermal Sensor




LOCAL TEMP NEAR FRONT EDGE



LOCAL TEMP NEAR AIR VENT



LOCAL TEMP NEAR POWER SUPPLIES




TEMPERATURE SENSORS			
SYNC_MASTER=M70	SYNC_DATE=01/09/2007		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT	OF	109
NONE	55		

www.laptop-schematics.com

FAN CONNECTOR

www.laptop-schematics.com




www.laptop-schematics.com

Fan
SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT		OF
NONE	56		109

www.laptop-schematics.com

SUDDEN MOTION SENSOR



Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

www.laptop-schematics.com

Sudden Motion Sensor (SMS)
SYNC_MASTER=076_MLB SYNC_DATE=01/12/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT	OF	
NONE	59	109	

www.laptop-schematics.com



www.laptop-schematics.com

SPI ROM

SYNC_MASTER=CHANGZHANG SYNC_DATE=02/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		61	109

DC-JACK INTERFACE



OneWire OVP


BATTERY INTERFACE



3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

Q6990 will pull down P3V42G3H_SHDN_L in the event of a keyboard SMC Reset generated when left shift, option, and control and the power button is depressed.




DC-In & Battery Connectors
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-8064	A
SCALE	SHT	OF
NONE	69	109

IMVP6 CPU VCore Regulator



NOTE 1: C7132, C7133 = 27.4 OHM FOR VALIDATING CPU ONLY.

PWM FREQ. = 300kHz
MAX CURRENT = 30A

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED


	MIN_LINE_WIDTH	MIN_NECK_WIDTH
50 IMVP6_OCSET	0.25 MM	0.20 MM
50 IMVP6_VSUM	0.25 MM	0.20 MM
50 GND_IMVP6_SGND	0.50 MM	0.20 MM
50 IMVP6_VO	0.25 MM	0.20 MM
50 IMVP6_DROOP	0.25 MM	0.20 MM
50 IMVP6_DF	0.25 MM	0.20 MM
50 IMVP6_SOFT	0.25 MM	0.20 MM
50 IMVP6_VBIAS	0.25 MM	0.20 MM
50 IMVP6_VDIFF	0.25 MM	0.20 MM
50 IMVP6_FB	0.25 MM	0.20 MM
50 IMVP6_COMP	0.25 MM	0.20 MM
50 IMVP6_VW	0.25 MM	0.20 MM
50 IMVP6_PVCC	0.25 MM	0.20 MM
50 IMVP6_COMP_R	0.25 MM	0.20 MM
50 IMVP6_FB_RC	0.25 MM	0.20 MM
50 IMVP6_VDIFF_RC	0.25 MM	0.20 MM

IMVP6 CPU VCore Regulator

SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	D	DRAWING NUMBER	051-8064	REV.	A
SCALE	NONE	SHT	71	OF	109

MCP CORE POWER SUPPLY



NEED NEW TABLE?

VID<2:0>	Rev A01 Voltage	Rev A01P Voltage	Production Voltage
000	+1.224V	+1.355V	+1.060V
001	+1.158V	+1.243V	+0.994V
010	+1.101V	+1.216V	+0.937V
011	+1.047V	+1.124V	+0.885V
100	+0.996V	+1.065V	+0.830V
101	+0.952V	+0.994V	+0.789V
110	+0.913V	+0.977V	+0.752V
111	+0.876V	+0.917V	+0.719V


(Also A01Q)

MCP CORE REGULATOR
 SYNC_MASTER=MINGJING SYNC_DATE=06/24/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

www.laptop-schematics.com

1.8V S0 LDO

www.laptop-schematics.com



www.laptop-schematics.com


1.8V LDO Supply
SYNC_MASTER= SYNC_DATE=
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT OF		
NONE	73 OF 109		

1V05 S5 POWER SUPPLY

supply for MCP1V05 AUX, FSB (CPU & MCP) VTT, 1V05 S0


www.laptop-schematics.com



MAX CURRENT = 12A
PWM FREQ = 400KHZ

1V05 S5 Power Supply
SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	OF
		74	109




1.5V/0.75V POWER SUPPLY

www.laptop-schematics.com

State	PM_S4_STATE_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V

$$V_{out} = 0.75V * (1 + R_a / R_b)$$



PWM FREQ. = 400 kHz
MAX CURRENT = 11A
(inductor limited)

1.5V/0.75V Supplies
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT	OF	109
NONE	75		

5V_S3 / 3V3_S5 POWER SUPPLY

www.laptopschematics.com

www.laptopschematics.com

www.laptopschematics.com




One master PGOOD for both 5V and 3V3
 P5V3V3_PGOOD
 P5V3V3_EN
 P3V3S5_EN

5V / 3.3V Power Supply
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	NONE	SHT	76 OF 109

Power Control Signals


S5 ENABLE




S0 ENABLE





S3 ENABLE



3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT



OTHER S0 RAILS PGOOD




Unused PGOOD signal
TP_DDRREG_PGOOD
DDRREG_PGOOD

POWER SEQUENCING

SYNC_MASTER=YUAN.MA SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.
D 051-8064 A

SCALE NONE SHIT 77 OF 109



3.3V S3 FET

CRITICAL
Q7810
FDC638P_G

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.315 A (EDP)

5V S0 FET

CRITICAL
Q7840
FDC638P_G

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	0.562 A (EDP)

3.3V S0 FET

CRITICAL
Q7830
FDC638P_G

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	2.046 A (EDP)

1.05V S0 FET

CRITICAL
Q7853
SI7108DN

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6.1 MOHM @4.5V VGS
LOADING	8.25A (EDP)

1.5V S0 FET

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)
PP1V5_S3_P1V5S0FET

CRITICAL
Q7801
SI7108DN

MOSFET	SI7108DNS
CHANNEL	N-TYPE
RDS(ON)	6 MOHM @3.5V VGS
LOADING	5.027A (EDP)

3.3V RMGT FET

@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL
Q7820
NTR4101P

1.05V RMGT FET

@ 1.8V Vgs:
Rds(on) = 47mOhm max
I(max) = 3.1A (70C)

CRITICAL
Q7860
SI2312BDS

MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.


POWER FETS
SYNC_MASTER=YUAN.MA SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-8064	REV.	A
SCALE	NONE	SHT	78	OF	109




PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz
MAX CURRENT = 5.35A??
(AC adapter limited?)


AMON PULLDOWN LOGIC




BATTERY CHARGING



PBUS Supply/Battery Charger
SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-8064	REV.	A
SCALE	NONE	SHT	79	OF	109



LCD + CAMERA CONNECTOR

MIC CONNECTOR


PLACE FILTERS AND CAPS NEAR PINS ON CONNECTOR

APN: 518S0536

LVDS, Camera Conn. and ALS Conn.
 SYNC_MASTER=GPU SYNC_DATE=06/23/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-8064	REV. A
	SCALE NONE	SHEET 90	OF 109



17	=MCP_HDMI_TXC_P	DP_ML_P<3>	61	67
17	=MCP_HDMI_TXC_N	DP_ML_N<3>	MAKE_BASE=TRUE	61
17	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	MAKE_BASE=TRUE	61
17	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	MAKE_BASE=TRUE	61
17	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	MAKE_BASE=TRUE	61
17	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	MAKE_BASE=TRUE	61
17	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	MAKE_BASE=TRUE	61
17	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	MAKE_BASE=TRUE	61
17	=MCP_HDMI_HPD	DP_HPD	MAKE_BASE=TRUE	61
17	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	MAKE_BASE=TRUE	60
17	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	MAKE_BASE=TRUE	60

DISPLAYPORT SUPPORT
 SYNC_MASTER=NMARTIN SYNC_DATE=12/18/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT OF		REV.
NONE	93 OF 109		



DisplayPort Connector

SYNC_MASTER=M98_MLB SYNC_DATE=01/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D	DRAWING NUMBER: 051-8064	REV.: A
	SCALE: NONE	SHT: 94	OF: 109

LED Backlight Driver

www.laptop-schematics.com




Place R9771-R9776, C9771-C9776 close to J9000

LED Backlight Driver

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8064	A
SCALE	SHT	OF
NONE	97	109



LCD Backlight Support

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT OF		
NONE	98 OF 109		

ADDITIONAL CPU VCORE HF DECOUPLING


40x 2.2uF 0402

11 10 7 =FPVCORE_S0_CPU


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



www.laptop-schematics.com

Additional CPU/GPU Decoupling

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT OF		
NONE	99 OF		109

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADTSB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>
FSB_1X	FSB_50S	FSB_1X	FSB ADS L
FSB_BREQ0_1	FSB_50S	FSB_1X	FSB BREQ0 L
FSB_BREQ1_1	FSB_50S	FSB_1X	FSB BREQ1 L
FSB_1X	FSB_50S	FSB_1X	FSB BNR L
FSB_1X	FSB_50S	FSB_1X	FSB BPR L
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L
FSB_1X	FSB_50S	FSB_1X	FSB HIT L
FSB_1X	FSB_50S	FSB_1X	FSB HITM L
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>
CPU_FERR_0	CPU_50S	CPU_8MIL	CPU FERR L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L
CPU_INIT_0	CPU_50S	CPU_AGTL	CPU INIT L
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI
CPU_PROCHOT_0	CPU_50S	CPU_AGTL	CPU PROCHOT L
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L
PM_THRMTRIP_0	CPU_50S	CPU_8MIL	PM THRMTRIP L
FSB_CPURST_0	CPU_50S	CPU_AGTL	FSB CPURST L
CPU_PRRM_SR	CPU_50S	CPU_AGTL	CPU DRSLP L
CPU_DPRSTP_0	CPU_50S	CPU_AGTL	CPU DPRSTP L
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N
CPU_IERR_0	CPU_50S		CPU IERR L
PM_DPRSPLVR	CPU_50S	CPU_AGTL	PM DPRSLPVR
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK
XDP_TRST_0	CPU_50S	CPU_ITP	XDP TRST L
XDP_BPM_0	CPU_50S	CPU_ITP	XDP BPM L<4..0>
XDP_BPM_0	CPU_50S	CPU_ITP	XDP BPM L<5>
(FSB_CPURST_0)	CPU_50S	CPU_ITP	XDP CPURST L
	CPU_50S	CPU_8MIL	CPU VID<6..0>
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN P
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN N

CPU/FSB Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHT	OF	109
NONE	100		

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_50S, MEM_50S_VDD, MEM_90D, MEM_90D_VDD.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2MEM, MEM_CTRL2CTRL, MEM_CTRL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DATA2DATA, MEM_DATA2MEM, MEM_DQS2MEM, MEM_2OTHER.

Memory Bus Spacing Group Assignments

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CTRL, MEM_DATA, MEM_CMD, MEM_DQS.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DQS, MEM_CTRL, MEM_CMD, MEM_DATA.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_CMD.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps. No DQS to clock matching requirement. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps. A/BA/cmd signals should be matched within 5 ps of CLK pairs. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: MCP_MEM_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: MCP_MEM_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various constraints for MEM_A and MEM_B signals like MEM_A_CLK, MEM_A_CTRL, MEM_A_CMD, MEM_A_DQS, MEM_B_CMD, MEM_B_CTRL, MEM_B_DATA, MEM_B_DQS, MEM_B_CLK, MEM_B_CMD, MEM_B_CTRL, MEM_B_DATA, MEM_B_DQS.

Memory Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV. D 051-8064 A

SCALE NONE SHEET 101 OF 109

=PP1V8R1V5_S0_MCP_MEM NET_SPACING_TYPE=PP1V5_MEM
GND NET_SPACING_TYPE=GND



PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCI_E_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_E	*	=3X_DIELECTRIC	?
CLK_PCI_E	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_100D_HDD	*	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D_P<15..0>	PCI_E_90D	PCI_E		
PEG_R2D_N<15..0>	PCI_E_90D	PCI_E		
PEG_R2D_C_P<15..0>	PCI_E_90D	PCI_E		
PEG_R2D_C_N<15..0>	PCI_E_90D	PCI_E		
PEG_D2R_P<15..0>	PCI_E_90D	PCI_E		
PEG_D2R_N<15..0>	PCI_E_90D	PCI_E		
PEG_D2R_C_P<15..0>	PCI_E_90D	PCI_E		
PEG_D2R_C_N<15..0>	PCI_E_90D	PCI_E		
PCI_E_MINI_R2D_P	PCI_E_90D	PCI_E		
PCI_E_MINI_R2D_N	PCI_E_90D	PCI_E		
PCI_E_MINI_R2D_C_P	PCI_E_90D	PCI_E		16 34
PCI_E_MINI_R2D_C_N	PCI_E_90D	PCI_E		16 34
PCI_E_MINI_D2R_P	PCI_E_90D	PCI_E		16 34
PCI_E_MINI_D2R_N	PCI_E_90D	PCI_E		16 34
PCI_E_FW_R2D_P	PCI_E_90D	PCI_E		
PCI_E_FW_R2D_N	PCI_E_90D	PCI_E		
PCI_E_FW_R2D_C_P	PCI_E_90D	PCI_E		
PCI_E_FW_R2D_C_N	PCI_E_90D	PCI_E		
PCI_E_FW_D2R_P	PCI_E_90D	PCI_E		
PCI_E_FW_D2R_N	PCI_E_90D	PCI_E		
PCI_E_FW_D2R_C_P	PCI_E_90D	PCI_E		
PCI_E_FW_D2R_C_N	PCI_E_90D	PCI_E		
PCI_E_EXCARD_R2D_P	PCI_E_90D	PCI_E		
PCI_E_EXCARD_R2D_N	PCI_E_90D	PCI_E		
PCI_E_EXCARD_R2D_C_P	PCI_E_90D	PCI_E		
PCI_E_EXCARD_R2D_C_N	PCI_E_90D	PCI_E		
PCI_E_EXCARD_D2R_P	PCI_E_90D	PCI_E		
PCI_E_EXCARD_D2R_N	PCI_E_90D	PCI_E		
PCI_E_FC_R2D_P	PCI_E_90D	PCI_E		
PCI_E_FC_R2D_N	PCI_E_90D	PCI_E		
PCI_E_FC_R2D_C_P	PCI_E_90D	PCI_E		
PCI_E_FC_R2D_C_N	PCI_E_90D	PCI_E		
PCI_E_FC_D2R_P	PCI_E_90D	PCI_E		
PCI_E_FC_D2R_N	PCI_E_90D	PCI_E		
MCP_PEG_CLK100M_P	CLK_PCI_E_100D	CLK_PCI_E		8 16
MCP_PEG_CLK100M_N	CLK_PCI_E_100D	CLK_PCI_E		8 16
MCP_PEG_CLK100M_MINI_P	CLK_PCI_E_100D	CLK_PCI_E		16 34
MCP_PEG_CLK100M_MINI_N	CLK_PCI_E_100D	CLK_PCI_E		16 34
MCP_PEG_CLK100M_FC_P	CLK_PCI_E_100D	CLK_PCI_E		
MCP_PEG_CLK100M_FC_N	CLK_PCI_E_100D	CLK_PCI_E		
MCP_PEG_CLK100M_FW_P	CLK_PCI_E_100D	CLK_PCI_E		
MCP_PEG_CLK100M_FW_N	CLK_PCI_E_100D	CLK_PCI_E		
MCP_PEG_CLK100M_EXCARD_P	CLK_PCI_E_100D	CLK_PCI_E		
MCP_PEG_CLK100M_EXCARD_N	CLK_PCI_E_100D	CLK_PCI_E		
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_COMP		16
TMDS_IG_TXC_P	DP_100D	DISPLAYPORT		
TMDS_IG_TXC_N	DP_100D	DISPLAYPORT		
TMDS_IG_TXD_P<2..0>	DP_100D	DISPLAYPORT		
TMDS_IG_TXD_N<2..0>	DP_100D	DISPLAYPORT		
DP_ML_C_P<3..0>	DP_100D	DISPLAYPORT		6 61
DP_ML_C_N<3..0>	DP_100D	DISPLAYPORT		6 61
DP_ML_F_P<3..0>	DP_100D	DISPLAYPORT		35 61
DP_ML_F_N<3..0>	DP_100D	DISPLAYPORT		35 61
DP_ML_P<3..0>	DP_100D	DISPLAYPORT		60 61
DP_ML_N<3..0>	DP_100D	DISPLAYPORT		60 61
DP_IG_AUX_CH_P	DP_100D	DISPLAYPORT		17 60
DP_IG_AUX_CH_N	DP_100D	DISPLAYPORT		17 60
DP_AUX_CH_C_P	DP_100D	DISPLAYPORT		6 35 60 61
DP_AUX_CH_C_N	DP_100D	DISPLAYPORT		6 35 60 61
DP_AUX_CH_SW_P	DP_100D	DISPLAYPORT		60
DP_AUX_CH_SW_N	DP_100D	DISPLAYPORT		60
MCP_HDMI_RSET	MCP_DV_COMP	MCP_DV_COMP		17 23
MCP_HDMI_VPROBE	MCP_DV_COMP	MCP_DV_COMP		17 23
LVDS_IG_A_CLK_F_P	LVDS_100D	LVDS		6 59
LVDS_IG_A_CLK_F_N	LVDS_100D	LVDS		6 59
LVDS_IG_A_CLK_P	LVDS_100D	LVDS		17 59
LVDS_IG_A_CLK_N	LVDS_100D	LVDS		17 59
LVDS_IG_A_DATA_F_P<2..0>	LVDS_100D	LVDS		59
LVDS_IG_A_DATA_F_N<2..0>	LVDS_100D	LVDS		59
LVDS_IG_A_DATA_P<2..0>	LVDS_100D	LVDS		6 17 59
LVDS_IG_A_DATA_N<2..0>	LVDS_100D	LVDS		6 17 59
LVDS_IG_A_DATA3_P<3>	LVDS_100D	LVDS		8 17
LVDS_IG_A_DATA3_N<3>	LVDS_100D	LVDS		8 17
LVDS_IG_B_CLK_P	LVDS_100D	LVDS		8 17
LVDS_IG_B_CLK_N	LVDS_100D	LVDS		8 17
LVDS_IG_B_DATA_P<2..0>	LVDS_100D	LVDS		8 17
LVDS_IG_B_DATA_N<2..0>	LVDS_100D	LVDS		8 17
LVDS_IG_B_DATA3_P<3>	LVDS_100D	LVDS		8 17
LVDS_IG_B_DATA3_N<3>	LVDS_100D	LVDS		8 17
MCP_IFPAB_RSET	MCP_DV_COMP	MCP_DV_COMP		17 23
MCP_IFPAB_VPROBE	MCP_DV_COMP	MCP_DV_COMP		17 23
SATA_HDD_R2D_C_P	SATA_100D_HDD	SATA		19 36
SATA_HDD_R2D_C_N	SATA_100D_HDD	SATA		19 36
SATA_HDD_R2D_P	SATA_100D_HDD	SATA		6 36
SATA_HDD_R2D_N	SATA_100D_HDD	SATA		6 36
SATA_HDD_R2D_UF_P	SATA_100D_HDD	SATA		36
SATA_HDD_R2D_UF_N	SATA_100D_HDD	SATA		36
SATA_HDD_D2R_P	SATA_100D_HDD	SATA		19 36
SATA_HDD_D2R_N	SATA_100D_HDD	SATA		19 36
SATA_HDD_D2R_C_P	SATA_100D_HDD	SATA		6 36
SATA_HDD_D2R_C_N	SATA_100D_HDD	SATA		6 36
SATA_HDD_D2R_UF_P	SATA_100D_HDD	SATA		36
SATA_HDD_D2R_UF_N	SATA_100D_HDD	SATA		36
MCP_SATA_TERM	SATA_TERM	SATA_TERM		19

MCP Constraints 1

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MCP_DEBUG	SP1_55S	SP1	MCP_DEBUG<7..0>
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>
PCI_AD24	PCI_55S	PCI	PCI_AD<24>
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>
PCI_AD	PCI_55S	PCI	PCI_PAR
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>
PCI_CNTRL	PCI_55S	PCI	PCI_IRDY_L
PCI_CNTRL	PCI_55S	PCI	PCI_DEVSEL_L
PCI_CNTRL	PCI_55S	PCI	PCI_PERR_L
PCI_CNTRL	PCI_55S	PCI	PCI_SERR_L
PCI_CNTRL	PCI_55S	PCI	PCI_STOP_L
PCI_CNTRL	PCI_55S	PCI	PCI_TRDY_L
PCI_CNTRL	PCI_55S	PCI	PCI_FRAME_L
PCI_SFREQ_I	PCI_55S	PCI	PCI_BE00_L
PCI_GNT0_I	PCI_55S	PCI	PCI_GNT0_L
PCI_BE01_I	PCI_55S	PCI	PCI_BE01_L
PCI_GNT1_I	PCI_55S	PCI	PCI_GNT1_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_CLK33M_MCP_R	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP_R
PCI_CLK33M_MCP	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS
USB_EXTN_P	USB_90D	USB	USB_EXTN_P
USB_EXTN_N	USB_90D	USB	USB_EXTN_N
USB_EXTN_MUXED_P	USB_90D	USB	USB_EXTN_MUXED_P
USB_EXTN_MUXED_N	USB_90D	USB	USB_EXTN_MUXED_N
CONN_USB_EXTN_P	USB_90D	USB	CONN_USB_EXTN_P
CONN_USB_EXTN_N	USB_90D	USB	CONN_USB_EXTN_N
USB_MINI_P	USB_90D	USB	USB_MINI_P
USB_MINI_N	USB_90D	USB	USB_MINI_N
USB_EXTD_P	USB_90D	USB	USB_EXTD_P
USB_EXTD_N	USB_90D	USB	USB_EXTD_N
USB_CAMERA_P	USB_90D	USB	USB_CAMERA_P
USB_CAMERA_N	USB_90D	USB	USB_CAMERA_N
USB_CAMERA_CONN_P	USB_90D	USB	USB_CAMERA_CONN_P
USB_CAMERA_CONN_N	USB_90D	USB	USB_CAMERA_CONN_N
USB_BT_P	USB_90D	USB	USB_BT_P
USB_BT_N	USB_90D	USB	USB_BT_N
CONN_USB2_BT_P	USB_90D	USB	CONN_USB2_BT_P
CONN_USB2_BT_N	USB_90D	USB	CONN_USB2_BT_N
USB_TPAD_P	USB_90D	USB	USB_TPAD_P
USB_TPAD_N	USB_90D	USB	USB_TPAD_N
CONN_TPAD_USB_P	USB_90D	USB	CONN_TPAD_USB_P
CONN_TPAD_USB_N	USB_90D	USB	CONN_TPAD_USB_N
USB_IR_P	USB_90D	USB	USB_IR_P
USB_IR_N	USB_90D	USB	USB_IR_N
USB_EXTB_P	USB_90D	USB	USB_EXTB_P
USB_EXTB_N	USB_90D	USB	USB_EXTB_N
CONN_USB_EXTB_P	USB_90D	USB	CONN_USB_EXTB_P
CONN_USB_EXTB_N	USB_90D	USB	CONN_USB_EXTB_N
USB_EXCARD_P	USB_90D	USB	USB_EXCARD_P
USB_EXCARD_N	USB_90D	USB	USB_EXCARD_N
USB_EXTC_P	USB_90D	USB	USB_EXTC_P
USB_EXTC_N	USB_90D	USB	USB_EXTC_N
MCP_USB_BIAS	MCP_USB_BIAS	MCP_USB	MCP_USB_BIAS_GND
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK
HDA_BIT_CLK_R	HDA_55S	HDA	HDA_BIT_CLK_R
HDA_SYNC	HDA_55S	HDA	HDA_SYNC
HDA_SYNC_R	HDA_55S	HDA	HDA_SYNC_R
HDA_RST_I	HDA_55S	HDA	HDA_RST_I
HDA_RST_L	HDA_55S	HDA	HDA_RST_L
HDA_SDINO	HDA_55S	HDA	HDA_SDINO
HDA_SDIN_CODEC	HDA_55S	HDA	HDA_SDIN_CODEC
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT
HDA_SDOUT_R	HDA_55S	HDA	HDA_SDOUT_R
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP	MCP_HDA	MCP_HDA_PULLDN_COMP
CLK_SLOW_55S	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R
CLK_SLOW_55S	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK
SPI_CLK	SP1_55S	SP1	SPI_CLK_R
SPI_CLK	SP1_55S	SP1	SPI_CLK
SPI_MOSI	SP1_55S	SP1	SPI_MOSI_R
SPI_MOSI	SP1_55S	SP1	SPI_MOSI
SPI_MISO	SP1_55S	SP1	SPI_MISO
SPI_MISO	SP1_55S	SP1	SPI_MISO_R
SPI_CS0	SP1_55S	SP1	SPI_CS0_R_L
SPI_CS0	SP1_55S	SP1	SPI_CS0_L
SPI_CLK_MUX	SP1_55S	SP1	SPI_CLK_MUX
SPI_MOSI_MUX	SP1_55S	SP1	SPI_MOSI_MUX
SPI_MISO_MUX	SP1_55S	SP1	SPI_MISO_MUX
SPI_MLB_CS_L	SP1_55S	SP1	SPI_MLB_CS_L

MCP Constraints 2

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	D 051-8064	A
SHT	OF	
103	109	



8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 55G	SMB	SMBUS_SMC_A_S3_SCL	42
SMBUS_SMC_A_S3_SDA	SMB 55G	SMB	SMBUS_SMC_A_S3_SDA	42
SMBUS_SMC_B_S0_SCL	SMB 55G	SMB	SMBUS_SMC_B_S0_SCL	42
SMBUS_SMC_B_S0_SDA	SMB 55G	SMB	SMBUS_SMC_B_S0_SDA	42
SMBUS_SMC_O_S0_SCL	SMB 55G	SMB	SMBUS_SMC_O_S0_SCL	42
SMBUS_SMC_O_S0_SDA	SMB 55G	SMB	SMBUS_SMC_O_S0_SDA	42
SMBUS_SMC_BSA_SCL	SMB 55G	SMB	SMBUS_SMC_BSA_SCL	6 42
SMBUS_SMC_BSA_SDA	SMB 55G	SMB	SMBUS_SMC_BSA_SDA	6 42
SMBUS_SMC_MGMT_SCL	SMB 55G	SMB	SMBUS_SMC_MGMT_SCL	42
SMBUS_SMC_MGMT_SDA	SMB 55G	SMB	SMBUS_SMC_MGMT_SDA	42

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	
	1TO1_DIFFPAIR		CHGR_CSI_N	
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	
	1TO1_DIFFPAIR		CHGR_CSO_N	

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SMC Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-8064	A
SCALE	SHT	OF
NONE	106	109

8

7

6

5

4

3

2

1



SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR	*	=STANDARD	?
BUS2PWR_GND	*	0.228 MM	?

M96 Power and Ground Nets

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8064	A
SCALE	SHEET OF		
NONE	108 OF 109		

M96 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, BOTTOM				NO_TYPE, BGA_P1MM				MM	15.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
DEFAULT	*	Y	=50_OHM_SE	0.200 MM	30 MM	0 MM	0 MM		
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
55_OHM_SE	TOP, BOTTOM	Y	0.210 MM	0.200 MM					
55_OHM_SE	ISL2, ISL13	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD		
55_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
50_OHM_SE	TOP, BOTTOM	Y	0.250 MM	0.200 MM					
50_OHM_SE	ISL2, ISL13	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD		
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
40_OHM_SE	TOP, BOTTOM	Y	0.350 MM	0.200 MM					
40_OHM_SE	ISL2, ISL13	Y	0.122 MM	0.122 MM	=STANDARD	=STANDARD	=STANDARD		
40_OHM_SE	*	Y	0.110 MM	0.110 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
27F4_OHM_SE	TOP, BOTTOM	Y	0.215 MM	0.200 MM					
27F4_OHM_SE	*	Y	0.215 MM	0.215 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
70_OHM_DIFF	ISL2, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.132 MM	0.132 MM		0.200 MM	0.200 MM		
70_OHM_DIFF	TOP, BOTTOM	Y	0.180 MM	0.180 MM		0.150 MM	0.150 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
90_OHM_DIFF	ISL2, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM		
90_OHM_DIFF	TOP, BOTTOM	Y	0.205 MM	0.200 MM		0.160 MM	0.160 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
100_OHM_DIFF	ISL2, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM		
100_OHM_DIFF	TOP, BOTTOM	Y	0.179 MM	0.179 MM		0.200 MM	0.200 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF_HDD	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
100_OHM_DIFF_HDD	ISL2, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM		
100_OHM_DIFF_HDD	TOP, BOTTOM	Y	0.179 MM	0.179 MM		0.200 MM	0.200 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
40_OHM_SE_MEM	TOP, BOTTOM	Y	0.170 MM	0.110 MM	10 MM				
40_OHM_SE_MEM	ISL2, ISL13	Y	0.122 MM	0.066 MM	170 MM	=STANDARD	=STANDARD		
40_OHM_SE_MEM	*	Y	0.110 MM	0.066 MM	170 MM	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM		

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
4:1_SPACING	*	0.4 MM	?
2.28:1_SPACING	*	0.228 MM	?
1.1:1_SPACING	*	0.110 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.230 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.345 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.460 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.575 MM	?
2X_DIELECTRIC	ISL2, ISL13	0.110 MM	?
3X_DIELECTRIC	ISL2, ISL13	0.165 MM	?
4X_DIELECTRIC	ISL2, ISL13	0.220 MM	?
5X_DIELECTRIC	ISL2, ISL13	0.275 MM	?
2X_DIELECTRIC	*	0.120 MM	?
3X_DIELECTRIC	*	0.180 MM	?
4X_DIELECTRIC	*	0.240 MM	?
5X_DIELECTRIC	*	0.300 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V5_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_STATIC		=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_50s	BGA_P1MM	STANDARD

M96 RULE DEFINITIONS

SYNC_MASTER=M97 SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-8064 A

SCALE NONE SHIT 109 OF 109

D

D

C

C

B

B

A

A