

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SCHEMATIC , CANNAREGIO

12/12/08

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
31		657084	ENGINEERING RELEASED		
				DATE	DATE
				12/12/08	?

Page	Contents	Sync	Date
1	Table of Contents	K20_MLB	04/01/2008
2	System Block Diagram	M98_MLB	04/01/2008
3	Power Block Diagram	RXU_K20	07/24/2008
4	Revision History	NA	NA
5	BOM Configuration	K20_MLB	04/01/2008
6	JTAG Scan Chain	BEN_K20	07/11/2008
7	Functional / ICT Test	K20_MLB	09/24/2008
8	Power Aliases	RXU_K20	05/07/2008
9	Signal Aliases	K20_MLB	09/24/2008
10	CPU FSB	M98_MLB	04/01/2008
11	CPU Power & Ground	M98_MLB	04/01/2008
12	CPU Decoupling & VID	M98_MLB	04/01/2008
13	eXtended Debug Port(MiniXDP)	M98_MLB	04/01/2008
14	MCP CPU Interface	T18_MLB	06/06/2008
15	MCP Memory Interface	T18_MLB	06/06/2008
16	MCP Memory Misc	T18_MLB	06/06/2008
17	MCP PCIe Interfaces	T18_MLB	06/06/2008
18	MCP Ethernet & Graphics	T18_MLB	06/06/2008
19	MCP PCI & LPC	T18_MLB	06/06/2008
20	MCP SATA & USB	T18_MLB	06/06/2008
21	MCP HDA & MISC	T18_MLB	06/06/2008
22	MCP Power & Ground	T18_MLB	06/06/2008
23	MCP Standard Decoupling	M98_MLB	04/01/2008
24	MCP Graphics Support	M98_MLB	04/01/2008
25	SB Misc	M98_MLB	05/01/2008
26	FSB/DDR3/FREMEBUF Vref Margining	BEN_K20	10/15/2008
27	DDR3 SO-DIMM Connector A	BEN_K20	06/10/2008
28	DDR3 SO-DIMM Connector B	BEN_K20	07/14/2008
29	DDR3 Support	M98_MLB	04/01/2008
30	Right Clutch Connector	M98_MLB	05/01/2008
31	ExpressCard Connector	BEN_K20	10/15/2008
32	Ethernet PHY (RTL8211CL)	SUMA_K20	07/22/2008
33	Ethernet & AirPort Support	SUMA_K20	07/15/2008
34	Ethernet Connector	SUMA_K20	07/15/2008
35	FireWire LLC/PHY (FW643)	M98_MLB	04/01/2008
36	FireWire Port Power	YMU_K20	05/28/2008
37	FireWire Ports	M98_MLB	07/14/2008
38	SATA Connectors	M98_MLB	05/01/2008
39	External USB Connectors	M98_MLB	07/14/2008
40	Front Flex Support	CHANG_K20	07/18/2008
41	SMC	T18_MLB	06/06/2008
42	SMC Support	M98_MLB	05/01/2008
43	LPC+SPI Debug Connector	CHANG_K20	06/28/2008
44	K20 SMBUS CONNECTIONS	BEN_K20	07/22/2008
45	Current & Voltage Sensing	YMU_K20	08/20/2008

Page	Contents	Sync	Date
46	Current Sensing	YMU_K20	08/12/2008
47	Thermal Sensors	YMU_K20	05/28/2008
48	Fan Connectors	M98_MLB	04/01/2008
49	WELLSPRING 1	YMA_K20	05/19/2008
50	WELLSPRING 2	K20_MLB	09/24/2008
51	Sudden Motion Sensor (SMS)	YMU_K20	06/17/2008
52	SPI ROM	M98_MLB	05/01/2008
53	AUDIO:CODEC	AUDIO_K20	09/29/2008
54	AUDIO: LINE IN	AUDIO_K20	09/29/2008
55	AUDIO: HEADPHONE AMP	AUDIO_K20	09/29/2008
56	AUDIO:SPEAKER AMP	AUDIO_K20	09/29/2008
57	AUDIO: JACKS	AUDIO_K20	09/29/2008
58	AUDIO: JACK TRANSLATORS	AUDIO_K20	09/29/2008
59	DC-In & Battery Connectors	RXU_K20	05/21/2008
60	PBus Supply & Battery Charger	RXU_K20	05/21/2008
61	IMVP6 CPU VCore Regulator	RXU_K20	05/21/2008
62	5V / 3.3V Power Supply	RXU_K20	05/21/2008
63	1.5V DDR3 Supply	RXU_K20	05/21/2008
64	5V_S0 / MCP CORE REGULATOR	RXU_K20	05/21/2008
65	CPU VIT Power Supply	RXU_K20	05/21/2008
66	Misc Power Supplies	RXU_K20	05/21/2008
67	Power Control	YMA_K20	09/09/2008
68	Power FETS	YMA_K20	05/19/2008
69	NV G96 PCI-E	M98_MLB	04/01/2008
70	NV G96 CORE/FB POWER	M98_MLB	04/01/2008
71	NV G96 FRAME BUFFER I/F	K20_MLB	09/24/2008
72	GDDR3 Frame Buffer A (Bottom)	M98_MLB	04/01/2008
73	GDDR3 Frame Buffer B (Bottom)	M98_MLB	04/01/2008
74	NV G96 GPIO/MIO/MISC	K20_MLB	09/24/2008
75	G96 GPIOs & Straps	M98_MLB	05/12/2008
76	NV G96 Video Interfaces	K20_MLB	09/24/2008
77	GPU (G96) CORE SUPPLY	RXU_K20	05/21/2008
78	LVDS Display Connector	M98_MLB	07/14/2008
79	GDDR3 Frame Buffer A (Top)	M98_MLB	04/04/2008
80	GDDR3 Frame Buffer B (Top)	M98_MLB	11/01/2007
81	Muxed Graphics Support	M98_MLB	05/01/2008
82	DisplayPort Connector	K20_MLB	09/24/2008
83	1.1V / 1V8 FB Power Supply	RXU_K20	05/21/2008
84	Graphics MUX (GMUX)	T18_MXCMX	02/13/2008
85	LCD BACKLIGHT DRIVER	KIRAN_K20	12/03/2008
86	LCD Backlight Support	YLER_K20	07/18/2008
87	Misc Power Supplies	RXU_K20	05/07/2008
88	CPU/FSB Constraints	M98_MLB	04/01/2008
89	Memory Constraints	M98_MLB	04/01/2008
90	MCP Constraints 1	M98_MLB	04/01/2008

Page	Contents	Sync	Date
91	MCP Constraints 2	M98_MLB	04/01/2008
92	Ethernet Constraints	M98_MLB	04/01/2008
93	FireWire Constraints	M98_MLB	04/01/2008
94	SMC Constraints	M98_MLB	04/01/2008
95	GPU (G96) Constraints	M98_MLB	05/01/2008
96	Project Specific Constraints	M98_MLB	04/01/2008
97	PCB Rule Definitions	M98_MLB	04/01/2008
98	PROJECT SPECIFIC CONNS	N/A	N/A

D

D

C



C


B

B

A

A

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION	<b>METRIC</b>		 <b>APPLE INC.</b>		
	DRAFTER <input type="checkbox"/> / <input checked="" type="checkbox"/> ENG APPD <input type="checkbox"/> / <input checked="" type="checkbox"/> QA APPD <input type="checkbox"/> / <input checked="" type="checkbox"/>	DESIGN CK <input type="checkbox"/> / <input checked="" type="checkbox"/> MFG APPD <input type="checkbox"/> / <input checked="" type="checkbox"/> DESIGNER <input type="checkbox"/> / <input checked="" type="checkbox"/>	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
	RELEASE <input type="checkbox"/> / <input checked="" type="checkbox"/> SCALE NONE	SIZE D	<b>SCHEM, CANNAREGIO</b>		
	MATERIAL/FINISH NOTED AS APPLICABLE		DRAWING NUMBER 051-7656	REV. 31	SHT 1 OF 123



**System Block Diagram**

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 2	OF 123

POWER SYSTEM ARCHITECTURE



Power Block Diagram  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=07/24/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	3		

Proto:

See earlier schematics for info about proto changes

Pre-EVT:

See earlier schematics for info about Pre-EVT changes

EVT:

10/29/08

csa. 5 Added BKLT\_PLL\_NOT BOM option K20\_COMMON2 BOM group. This stuffs R9713.
csa. 68 Changed net name on input to U6860 from PP3V3\_S0\_AUDIO to =PP3V3\_S0\_AUDIO.
See <rdar://problem/6327731> K20 PreEVT: iPhone headset detection test fail
csa. 97 Changed R9707 to 2.87K per <rdar://problem/6327135> Change R9707 to 2.87k, 1% resistor

10/29/08

csa. 9 Changed SH0924 to 870-1698 tall emi pogo pin.

11/5/08

csa. 4 Updated Revision History.
csa. 8 Tied =PP3V3\_FW\_FWPHY and =PP3V3\_FW\_P1V0FW aliases to PP3V3\_S0.
csa. 9 Removed R0942 and R0943 which were for selecting from S0 or S3 for =PP3V3\_FW\_FWPHY.
Removed R0940 and R0941 which were for selecting from S0 or S3 for =PP3V3\_FW\_P1V0FW.
Tied =PP3V3\_S3\_GMUX alias to PP3V3\_S3.
csa. 75 Changed U7500 from 353S2312 Intersil ISL6236 to 353S2203 TI SN0802043.
Changed TONSEL from GND to PP5V\_S0\_MCPREQ\_VCC. This changes output frequencies to 200/300KHz for 5V/MCPCore.
Added C7562 330uF cap on =PPMPCORE\_S0\_REG.

Changed snubber resistors R7598 and R7599 to 1/6W 0402, APN 11480548.

csa. 87 Changed pulldown values to 10K on GPIO7\_FBVDDQ\_ALTV0, R8794.

Changed pulldowns R8792 and R8793 from 1K to 4.7K for power consumption.

csa. 90 Removed R9094. Replaced by R9678 on csa. 96 to tie to GMUX\_S3\_PD\_GND.

csa. 96 Added Q9607 dual FET for disabling GMUX power sequence enable configuration pulldowns during S0.

Moved R9094 to R9678 and tied to GMUX\_S3\_PD\_GND.

csa. 97 Changed R9707 to 2.67K 1%. This gives 22.5mA on LED current.

11/10/08

csa. 68 Changed R6885 from 0 ohms to 2.2K.

Changed C6885 from 470 pF to 0.0082 uF.

csa. 87 Changed R8792 and R8793 from 4.7K to 10K pulldowns on EG\_LCD\_PWR\_EN and EG\_BKLT\_EN.

csa. 96 Changed R9678 pulldown on LCD\_PWR\_EN from 10K to 4.7K.

Removed BOM options on FET circuit for GMUX\_S3\_PD\_GND.

Added R9684 NO STUFF 0 ohms to tie ALL\_SYS\_PWRGD to Q9607.

11/11/08

csa. 8 removed =PP3V3\_S3\_P1V0FW and =PP3V3\_S3\_BKL\_VDDIO

csa. 41 changed R4160 from 274K to 200K <rdar://6292976>

csa. 68 changed R6885 from 0 ohm to 2.2K for Mic LFP

csa. 75 NO STUFF R7598, C7598, R7599, C7599 (snubbers)

csa. 87 changed R8795 from 1K to 10K pull down

csa. 96 NO STUFF R9677, C9695, STUFF R9684

11/12/08

csa. 5 removed MCP79 B01 from Module Parts table and added B03

csa. 39 added Bom table for J3900 (514-0636)

csa. 46 added Bom table for J4600, J4610 (514-0638)

csa. 94 added Bom table for J9400 (514-0637)

csa. 123 added Bom table for JC320 (514-0638)

11/13/08

csa. 1 change title to DVT

csa. 32 Added alternate table for J3200 (516S0709, Molex DIMM connector)

11/19/08

csa. 5 changed MCP79 B03 to 338S0710; change to binned G96 338S0714;

added PROD\_DIGSMS and TPDT\_DEBOUNCE to BOM groups

csa. 68 added bom option TPDT\_BYPASS to R6865; TPDT\_DEBOUNCE to U6860, C6861, R6860, R6862

csa. 97 changed Q9701 to 376S0757 <rdar://6383480>

11/25/08

csa. 5 changed BOM option MCP\_B02 to MCP\_B03; added BOM option GMUX\_1V8

added Mag Layer alternate 155S0457 to Murata 155S0329

csa. 93 added BOM table for 16 LVDS termination resistors to select GMUX\_2V5 or GMUX\_1V8

added BOM option GMUX\_2V5 to 8 parallel resistors so they'll be NO STUFFed for GMUX\_1V8

csa. 97 reverted Q9701 to 376S0678 due to parts availability

csa. 99 added BOM table for R9900 to select either 2.5V output or 1.8V output

DVT:

12/02/08

Start of PVT.

csa. 5 removed JTAG\_ALLDEV bom option to remove U0600, R0601, C0601, C0602

added 516-0213 (Molex TH SODIMM CONN) as alternate to 516-0201 (Foxconn)

added GMUX\_JTAG\_CONN bom option to the bom table

csa. 6 added GMUX\_JTAG\_CONN bom option to J0600

csa. 99 moved OMIT from R9900 to R9901 to select either 150K (GMUX\_2V5) or 237K (GMUX\_1V8)

12/03/08

csa. 32 removed redundant alternate table for J3200

csa. 97 Per radar 6383480, Change the FET Q9701 from APN: 376S0678 to 376S0757

diode D9701 from APN: 371S0551 to 371S0572

12/09/08

csa. 1 changed title to DVT(1)

csa. 26 NO STUFF C2690, R2690

csa. 32 Refreshed symbol for J3200 for update to BGA SODIMM conn.

csa. 54 changed R5498 to 4.02K for 1.4x gain and R5493 to 2.87K <rdar://6423810>

csa. 89 changed L8920 to 152S0955 (25A Isat); R8900 to 7.15K for 24.6A OCP <rdar://6423810>

12/12/08

csa. 1 changed title to DVT1

csa. 4 removed pre-EVT check in notes from Rev. History

csa. 99 changed text note to reflect 2.5V to 1.8V GMUX rail change



31	
SYNC_MASTER=NA	SYNC_DATE=NA
<b>NOTICE OF PROPRIETARY PROPERTY</b>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	4		

8 7 6 5 4 3 2 1

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3645	1	IC, POC, Q99X, Q9, 2.44, 35W, 1066, 80, 6M, BGA	U1000	CRITICAL	CPU_2_66GHZ
337S3644	1	IC, POC, Q99X, Q9, 2.44, 35W, 1066, 80, 6M, BGA	U1000	CRITICAL	CPU_2_86GHZ
338S0714	1	IC, ARSP, GPU, MV, Q96-Q5, LOWLEAD, BGA969, LP	U8000	CRITICAL	
338S0694	1	IC, RTL8251CA-VB-QR, GIGE TRANSDUCER, 48P LQFP	U3700	CRITICAL	
338S0654	1	IC, PWR43-E, 1.8VAV, PWR, QMCT, 1.8MM, PCT-8, 12	U4100	CRITICAL	
338S0710	1	IC, MCP79XT-R3, 35x35MM, BGA1437	U1400	CRITICAL	MCP_B03
338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK
341S2355	1	IC, SMC, DEVELOPMENT, K20	U4900	CRITICAL	SMC_PROG
335S0610	1	IC, FLASH, EP1, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2356	1	IC, EFI ROM, DEVELOPMENT, K20	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR, ENCODER II, CYT063833-LFXC	U4800	CRITICAL	
338S0603	1	IC, GMCP, MCP79-A01Q, 35x35MM, BGA1437	U1400	CRITICAL	MCP_A01Q
341S2383	1	IC, PSOC +W/USB, 56PIN, MLF, M98	U5701	CRITICAL	TPAD_PROG
337S3643	1	IC, POC, Q99X, Q9, 2.44, 35W, 1066, 80, 6M, BGA	U1000	CRITICAL	CPU_2_93GHZ
337S3640	1	IC, POC, SL382, P92, 2.53, 35W, 1066, 80, 6M, BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3641	1	IC, POC, SL843, P92, 2.50, 35W, 1066, 80, 6M, BGA	U1000	CRITICAL	CPU_2_80GHZ
338S0635	1	IC, GMCP, MCP79-R02, 35x35MM, BGA1437	U1400	CRITICAL	MCP_B02
333S0481	4	IC, SDRAM, QDDR3, 32MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0472	4	IC, SDRAM, QDDR3, 32MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_QIMONDA
333S0481	8	IC, SDRAM, QDDR3, 32MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550, U8600, U8650, U8700, U8750, U8800, U8850	CRITICAL	VRAM_1024_SAMSUNG
333S0472	8	IC, SDRAM, QDDR3, 32MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550, U8600, U8650, U8700, U8750, U8800, U8850	CRITICAL	VRAM_1024_QIMONDA

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0476	152S0276		ALL	Inductor alternate
353S1681	353S1294		ALL	TI alt to National
138S0603	138S0602		ALL	Murata alt to Samsung
152S0684	152S0368		ALL	Maglayers alt to Dale/Vishay
104S0023	104S0018		ALL	Cyntec alt to sense resistor
104S0024	104S0017		ALL	Panasonic alt to FW resistor
341S2367	341S2366		ALL	Macromix alt to SST
152S0876	152S0782		ALL	Maglayer alt to Delta
157S0058	157S0055		ALL	Delta alt to TDK Magnetics
514-0612	514-0607		ALL	FULLINK ALT TO FORCORN ACV8
514-0613	514-0608		ALL	FULLINK ALT TO FORCORN ACV8
152S0684	152S0421		ALL	8Mg LAYERS ALT TO VISHAY
152S0896	152S0518		ALL	8Mg LAYERS ALT TO CYRTEC
152S0915	152S0796		ALL	8Mg LAYERS ALT TO CYRTEC
516S0709	516S0706		ALL	8Mg LAYERS ALT TO FORCORN
155S0457	155S0329		ALL	8Mg LAYERS ALT TO MURATA
516-0213	516-0201		ALL	8Mg LAYERS ALT TO FORCORN

D

D

C

C

B

B

A

A

8 7 6 5 4 3 2 1

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

**BOM Configuration**  
 SYNC\_MASTER=K20\_MLB SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 5	OF 123

1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)



**JTAG Scan Chain**

SYNC\_MASTER=BEN\_K20 SYNC\_DATE=07/11/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE





II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 6	OF 123




Functional Test Points



Functional / ICT Test
SYNC\_MASTER=K20\_MLB
SYNC\_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Power Aliases		
SYNC_MASTER=RXU_K20		SYNC_DATE=05/07/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	051-7656	31
	SHEET	OF	
	8	123	





CPU signals

TP IMVP6 CLKEN L	==	VR PWRGD CLKEN L	61
MAKE_BASE=TRUE			
88 11 CPU VID<0..6>	==	IMVP6 VID<0..6>	61 88
MAKE_BASE=TRUE			
88 10 CPU BSEL<0..2>	==	MCP BSEL<0..2>	14
MAKE_BASE=TRUE			
25 MEM VTT EN	==	DDR_VTT_EN	63 68
MAKE_BASE=TRUE			
TP SPI CS1 B L USE_MLB	==	SPT_CS1_B_L_USE_MLB	21 43
MAKE_BASE=TRUE			

GPU signals

90 69 PEG D2R P<0..15>	==	PEG D2R P<0..15>	17
MAKE_BASE=TRUE			
90 69 PEG D2R N<0..15>	==	PEG D2R N<0..15>	17
MAKE_BASE=TRUE			
90 69 PEG R2D C P<0..15>	==	PEG R2D C P<0..15>	17
MAKE_BASE=TRUE			
90 69 PEG R2D C N<0..15>	==	PEG R2D C N<0..15>	17
MAKE_BASE=TRUE			

GMUX ALIASES

67 PM_ALL_GPU_PGOOD	==	ALL_EG_PGOOD	84
MAKE_BASE=TRUE			
TP LVDS_MUX_SEL_EG	==	LVDS_MUX_SEL_EG	84
MAKE_BASE=TRUE			
84 EG_RESET_L	==	GPU_RESET_L	69
MAKE_BASE=TRUE			
84 JTAG_GMUX_TDI	==	GMUX_JTAG_TDI	19
MAKE_BASE=TRUE			
84 JTAG_GMUX_TMS	==	GMUX_JTAG_TMS	19
MAKE_BASE=TRUE			
84 JTAG_GMUX_TDO	==	GMUX_JTAG_TDO	17
MAKE_BASE=TRUE			
84 GMUX_INT	==	DVI_HPD_GMUX_INT	18
MAKE_BASE=TRUE			
18 LVDS_IG_BKLT_ON	==	IG_BKLT_EN	84
MAKE_BASE=TRUE			
18 LVDS_IG_PANEL_PWR	==	IG_LCD_PWR_EN	84
MAKE_BASE=TRUE			

LVDS IG A DATAP<3>

NC LVDS_IG_A_DATAP<3>	==	LVDS_IG_A_DATA_P<3>	18 90
MAKE_BASE=TRUE			
NC LVDS_IG_A_DATAN<3>	==	LVDS_IG_A_DATA_N<3>	18 90
MAKE_BASE=TRUE			
NC LVDS_IG_B_DATAP<3>	==	LVDS_IG_B_DATA_P<3>	18 90
MAKE_BASE=TRUE			
NC LVDS_IG_B_DATAN<3>	==	LVDS_IG_B_DATA_N<3>	18 90
MAKE_BASE=TRUE			

AUDIO ALIASES

53 HDA_BITCLK	==	HDA_BIT_CLK	21 91
MAKE_BASE=TRUE			
8 PPSV_S3_AUDIO_PWR	==	PP5V_S3_AUDIO	53 55
MAKE_BASE=TRUE			
MIN_LINE_WIDTH=0.5 mm			
MIN_NECK_WIDTH=0.25 mm			
VOLTAGE=5V			
8 PPSV_S3_AUDIO_AMP	==	PP5V_S3_AUDIO_AMP	56
MAKE_BASE=TRUE			
MIN_LINE_WIDTH=0.5 mm			
MIN_NECK_WIDTH=0.25 mm			
VOLTAGE=5V			

ETHERNET ALIASES

33 P3V3ENET_EN	==	PM_SLP_RMGT_L	21
MAKE_BASE=TRUE			
33 P1V05ENET_EN	==	TP_PP1V3_ENET_PHY_VDDREG	32
MAKE_BASE=TRUE			
32 PP3V3_ENET_PHY_VDDREG	==	TP_PP1V3_ENET_PHY_VDDREG	32
MAKE_BASE=TRUE			
32 RTL8211_REGOUT	==	NC_RTL8211_REGOUT	32
MAKE_BASE=TRUE			
32 RTL8211_ENSWREG	==	RTL8211_ENSWREG	32
MAKE_BASE=TRUE			

MCP79 PCIe PRSNT# Straps

R0925	==	PCIE_FW_PRSNT_L	17
MAKE_BASE=TRUE			
1/16W			
MF-LF			
402			
NO STUFF			
R0927	==	PEG_PRSNT_L	17
MAKE_BASE=TRUE			
5%			
1/16W			
MF-LF			
402			
R0926	==	EG_CLKREG_OUT_L	84
MAKE_BASE=TRUE			
5%			
1/16W			
MF-LF			
402			

Digital Ground

R0930	==	MCP_MII_PD	18
MAKE_BASE=TRUE			
47K			
5%			
1/16W			
MF-LF			
402			
GND	==	MCP_MII_EXER	18
MAKE_BASE=TRUE			
MIN_LINE_WIDTH=0.6048			
MIN_NECK_WIDTH=0.2048			
VOLTAGE=0V			
GND	==	MCP_MII_CRD	18
MAKE_BASE=TRUE			
GND	==	MCP_MII_COL	18
MAKE_BASE=TRUE			

Signal Aliases

SYNC_MASTER=K20_MLB	==	SYNC_DATE=09/24/2008	
---------------------	----	----------------------	--

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	9	123





LAYOUT NOTE:  
 COMP0,2 CONNECT WITH Z0=27.4OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".  
 COMP1,3 CONNECT WITH Z0=55OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".

**CPU FSB**


SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 10	OF 123



**CPU Power & Ground**


SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT 11 OF 123		
NONE			

Current numbers from Merom for Santa Rosa EMTS, doc #22221.



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

**CPU Decoupling & VID**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		OF
NONE	12		123



### Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0620 adapter board to support CPU, MCP debugging.

### MCP79-specific pinout



Direction of XDP module

Please avoid any obstructions  
on even-numbered side of J1300

eXtended Debug Port (MiniXDP)

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT OF		
NONE	13 OF 123		



DRAFT

U1400  
MCP79-TOPO-B  
BGA  
(1 of 11)

88 10 7	FSB_DSTB L_P<0>	T40	CPU_DSTBP0#	CPU_D0#	Y43	FSB D L<0>	7 10 88
88 10 7	FSB_DSTB L_N<0>	U40	CPU_DSTBN0#	CPU_D1#	W42	FSB D L<1>	7 10 88
88 10 7	FSB_DINV L<0>	V41	CPU_DBI0#	CPU_D2#	Y40	FSB D L<2>	7 10 88
88 10 7	FSB_DSTB L_P<1>	W39	CPU_DSTBP1#	CPU_D3#	W41	FSB D L<3>	7 10 88
88 10 7	FSB_DSTB L_N<1>	W37	CPU_DSTBN1#	CPU_D4#	Y39	FSB D L<4>	7 10 88
88 10 7	FSB_DINV L<1>	V15	CPU_DBI1#	CPU_D5#	Y42	FSB D L<5>	7 10 88
88 10 7	FSB_DSTB L_P<2>	N37	CPU_DSTBP2#	CPU_D6#	Y41	FSB D L<6>	7 10 88
88 10 7	FSB_DSTB L_N<2>	L36	CPU_DSTBN2#	CPU_D7#	Y42	FSB D L<7>	7 10 88
88 10 7	FSB_DINV L<2>	W15	CPU_DBI2#	CPU_D8#	F42	FSB D L<8>	7 10 88
88 10 7	FSB_DSTB L_P<3>	M39	CPU_DSTBP3#	CPU_D9#	F41	FSB D L<9>	7 10 88
88 10 7	FSB_DSTB L_N<3>	M41	CPU_DSTBN3#	CPU_D10#	K42	FSB D L<10>	7 10 88
88 10 7	FSB_DINV L<3>	J41	CPU_DBI3#	CPU_D11#	T39	FSB D L<11>	7 10 88
88 10 7	FSB A L<3>	AC34	CPU_A3#	CPU_D12#	T42	FSB D L<12>	7 10 88
88 10 7	FSB A L<4>	AE18	CPU_A4#	CPU_D13#	T41	FSB D L<13>	7 10 88
88 10 7	FSB A L<5>	AE14	CPU_A5#	CPU_D14#	K41	FSB D L<14>	7 10 88
88 10 7	FSB A L<6>	AC17	CPU_A6#	CPU_D15#	T43	FSB D L<15>	7 10 88
88 10 7	FSB A L<7>	AE37	CPU_A7#	CPU_D16#	W35	FSB D L<16>	7 10 88
88 10 7	FSB A L<8>	AE35	CPU_A8#	CPU_D17#	A437	FSB D L<17>	7 10 88
88 10 7	FSB A L<9>	AB15	CPU_A9#	CPU_D18#	N33	FSB D L<18>	7 10 88
88 10 7	FSB A L<10>	AF15	CPU_A10#	CPU_D19#	N34	FSB D L<19>	7 10 88
88 10 7	FSB A L<11>	AG15	CPU_A11#	CPU_D20#	A436	FSB D L<20>	7 10 88
88 10 7	FSB A L<12>	AG19	CPU_A12#	CPU_D21#	A434	FSB D L<21>	7 10 88
88 10 7	FSB A L<13>	AE33	CPU_A13#	CPU_D22#	A438	FSB D L<22>	7 10 88
88 10 7	FSB A L<14>	AG37	CPU_A14#	CPU_D23#	A435	FSB D L<23>	7 10 88
88 10 7	FSB A L<15>	AG18	CPU_A15#	CPU_D24#	U38	FSB D L<24>	7 10 88
88 10 7	FSB A L<16>	AG14	CPU_A16#	CPU_D25#	U36	FSB D L<25>	7 10 88
88 10 7	FSB A L<17>	AN18	CPU_A17#	CPU_D26#	U35	FSB D L<26>	7 10 88
88 10 7	FSB A L<18>	AL39	CPU_A18#	CPU_D27#	U33	FSB D L<27>	7 10 88
88 10 7	FSB A L<19>	AG33	CPU_A19#	CPU_D28#	U34	FSB D L<28>	7 10 88
88 10 7	FSB A L<20>	AL33	CPU_A20#	CPU_D29#	N38	FSB D L<29>	7 10 88
88 10 7	FSB A L<21>	AL33	CPU_A21#	CPU_D30#	R33	FSB D L<30>	7 10 88
88 10 7	FSB A L<22>	AN16	CPU_A22#	CPU_D31#	U37	FSB D L<31>	7 10 88
88 10 7	FSB A L<23>	AJ35	CPU_A23#	CPU_D32#	N34	FSB D L<32>	7 10 88
88 10 7	FSB A L<24>	AJ37	CPU_A24#	CPU_D33#	N33	FSB D L<33>	7 10 88
88 10 7	FSB A L<25>	AJ36	CPU_A25#	CPU_D34#	R34	FSB D L<34>	7 10 88
88 10 7	FSB A L<26>	AJ18	CPU_A26#	CPU_D35#	R35	FSB D L<35>	7 10 88
88 10 7	FSB A L<27>	AL37	CPU_A27#	CPU_D36#	P35	FSB D L<36>	7 10 88
88 10 7	FSB A L<28>	AL34	CPU_A28#	CPU_D37#	R39	FSB D L<37>	7 10 88
88 10 7	FSB A L<29>	AN37	CPU_A29#	CPU_D38#	R37	FSB D L<38>	7 10 88
88 10 7	FSB A L<30>	AJ34	CPU_A30#	CPU_D39#	R38	FSB D L<39>	7 10 88
88 10 7	FSB A L<31>	AL18	CPU_A31#	CPU_D40#	L37	FSB D L<40>	7 10 88
88 10 7	FSB A L<32>	AL15	CPU_A32#	CPU_D41#	L39	FSB D L<41>	7 10 88
88 10 7	FSB A L<33>	AN14	CPU_A33#	CPU_D42#	L38	FSB D L<42>	7 10 88
88 10 7	FSB A L<34>	AN14	CPU_A34#	CPU_D43#	N36	FSB D L<43>	7 10 88
88 10 7	FSB A L<35>	AM35	CPU_A35#	CPU_D44#	N38	FSB D L<44>	7 10 88
88 10 7	FSB_ADSTB L<0>	AE16	CPU_ADSTB0#	CPU_D45#	Y39	FSB D L<45>	7 10 88
88 10 7	FSB_ADSTB L<1>	AK35	CPU_ADSTB1#	CPU_D46#	Y38	FSB D L<46>	7 10 88
88 10 7	FSB_REQ L<0>	AC38	CPU_REQ0#	CPU_D47#	J37	FSB D L<47>	7 10 88
88 10 7	FSB_REQ L<1>	AA33	CPU_REQ1#	CPU_D48#	L42	FSB D L<48>	7 10 88
88 10 7	FSB_REQ L<2>	AC19	CPU_REQ2#	CPU_D49#	M42	FSB D L<49>	7 10 88
88 10 7	FSB_REQ L<3>	AC33	CPU_REQ3#	CPU_D50#	F41	FSB D L<50>	7 10 88
88 10 7	FSB_REQ L<4>	AC35	CPU_REQ4#	CPU_D51#	N41	FSB D L<51>	7 10 88
88 10 7	FSB_ADS L	AD42	CPU_ADS#	CPU_D52#	N40	FSB D L<52>	7 10 88
88 10 7	FSB_BNR L	AD43	CPU_BNR#	CPU_D53#	M40	FSB D L<53>	7 10 88
88 10 7	FSB_BREQ0 L	AE40	CPU_BR0#	CPU_D54#	H40	FSB D L<54>	7 10 88
88 10 7	FSB_BREQ1 L	AL32	CPU_BR1#	CPU_D55#	K42	FSB D L<55>	7 10 88
88 10 7	FSB_DBSY L	AD39	CPU_DBSY#	CPU_D56#	H41	FSB D L<56>	7 10 88
88 10 7	FSB_DRDY L	AD41	CPU_DRDY#	CPU_D57#	L41	FSB D L<57>	7 10 88
88 10 7	FSB_HIT L	AD42	CPU_HIT#	CPU_D58#	H43	FSB D L<58>	7 10 88
88 10 7	FSB_HITM L	AD40	CPU_HITM#	CPU_D59#	H42	FSB D L<59>	7 10 88
88 10 7	FSB_LOCK L	AC43	CPU_LOCK#	CPU_D60#	K41	FSB D L<60>	7 10 88
88 10 7	FSB_TRDY L	AE41	CPU_TRDY#	CPU_D61#	J40	FSB D L<61>	7 10 88
88 10 7	CPU_PECI MCP	K41	CPU_PECI	CPU_D62#	H39	FSB D L<62>	7 10 88
88 10 7	CPU_PROCHOT L	AJ41	CPU_PROCHOT#	CPU_D63#	W43	FSB D L<63>	7 10 88
88 10 7	CPU_THERMTRIP#	AG43	CPU_THERMTRIP#	CPU_BPRI#	AA41	FSB_BPRI L	10 88
88 10 7	CPU_FERR#	AM40	CPU_FERR#	CPU_DEFER#	AA40	FSB_DEFER L	10 88
88 10 7	(MCP_BSEL<2>)	F42	CPU_BSEL2	BCLK_OUT_CPU_P	G42	FSB_CLK CPU P	10 88
88 10 7	(MCP_BSEL<1>)	D42	CPU_BSEL1	BCLK_OUT_CPU_N	G41	FSB_CLK CPU N	10 88
88 10 7	(MCP_BSEL<0>)	F41	CPU_BSEL0	BCLK_OUT_ITP_P	AL43	FSB_CLK ITP P	13 88
88 10 7	FSB_RS L<0>	AC41	CPU_RS0#	BCLK_OUT_ITP_N	AL42	FSB_CLK ITP N	13 88
88 10 7	FSB_RS L<1>	AM41	CPU_RS1#	BCLK_OUT_NB_P	AL41	FSB_CLK MCP P	10 88
88 10 7	FSB_RS L<2>	AC42	CPU_RS2#	BCLK_OUT_NB_N	AK42	FSB_CLK MCP N	10 88
88 10 7	23 PP1V05 S0 MCP PLL FSB	270 mA (A01)	206 mA	CPU_A20M#	AP41	CPU_A20M L	10 88
88 10 7	20 mA	AG27	+V_DLL_DLCELL_AVDD	CPU_IGNNE#	AM39	CPU_IGNNE L	10 88
88 10 7	29 mA	AM27	+V_PLL_MCLK	CPU_INIT#	AM42	CPU_INIT L	10 88
88 10 7	29 mA	AM28	+V_PLL_FSB	CPU_INTR#	AP42	CPU_INTR L	10 88
88 10 7	15 mA	AM28	+V_PLL_CPU	CPU_NMI	AG41	CPU_NMI	10 88
88 10 7	88 MCP_BCLK_VML_COMP_VDD	AM39	BCLK_VML_COMP_VDD	CPU_SMI#	AM41	CPU_SMI L	10 88
88 10 7	88 MCP_BCLK_VML_COMP_GND	AM40	BCLK_VML_COMP_GND	CPU_PWRGD	AM43	CPU_PWRGD	10 88
88 10 7	88 MCP_CPU_COMP_VCC	AM43	CPU_COMP_VCC	CPU_RESET#	H38	FSB_CPURST L	9 10 13 88
88 10 7	88 MCP_CPU_COMP_GND	AM42	CPU_COMP_GND	CPU_SLP#	AM32	FSB_CPUSLP L	10 88
88 10 7				CPU_DPWR#	AM33	FSB_DPWR L	10 88
88 10 7				CPU_STPCLK#	AM42	CPU_STPCLK L	10 88
88 10 7				CPU_DPRSTP#	AM32	CPU_DPRSTP L	9 10 61 88



Loop-back clock for delay matching.

**MCP CPU Interface**

SYNC\_MASTER=TI8\_MLB      SYNC\_DATE=06/06/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		14	123

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Memory Interface  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		15	123



**MCP Memory Misc**

SYNC\_MASTER=T18\_MLB      SYNC\_DATE=06/06/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		OF
NONE	16		123

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).





**MCP PCIe Interfaces**

SYNC\_MASTER=TI8\_MLB      SYNC\_DATE=06/06/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	17		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: \_\_\_\_\_  
 Okay to float all RGB\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

TV DAC Disable: \_\_\_\_\_  
 Okay to float all TV\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
 NOTE: 20K pull-down required on DP\_HPD\_DET.  
 NOTE: 1K pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD\_IPFX at 1.8V  
 Dual-channel TMDS: Power +VDD\_IPFX at 3.3V

GPIOs 57-59 (if LCD panel is used):  
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI\_HPD\_GMUX\_INT:  
 Alias to DVI\_HPD for systems using IFP for DVI.  
 Alias to GMUX\_INT for systems with GMUX.  
 Alias to HPLUG\_DET2 for other systems.  
 Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	18	123



**MCP PCI & LPC**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEET 19	OF 123




If all SATA\_Ax & Bx pins are not used, ground DVDD0\_SATA and AVDD0\_SATA.  
If all SATA\_Cx pins are not used, ground DVDD1\_SATA and AVDD1\_SATA.

MCP SATA & USB			
SYNC_MASTER=T18_MLB	SYNC_DATE=06/06/2008		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	20		





**BIOS Boot Select**

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

**BUF\_SIO\_CLK Frequency**



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

**SPI Frequency Select**

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.


**HDA Output Caps**  
For EMI Reduction on HDA interface



**MCP HDA & MISC**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		21	123

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



www.laptop-repair.com

www.laptop-repair.com

www.laptop-repair.com

**MCP Power & Ground**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	22		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

**MCP Standard Decoupling**

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**




THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	25	123

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.  
NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)  
Apple: 1x 2.2uF 0402 (2.2 uF)




18	TP MCP RGB RED	==	NC MCP RGB RED	NO_TEST-TRUE
18	TP MCP RGB GREEN	==	NC MCP RGB GREEN	NO_TEST-TRUE
18	TP MCP RGB BLUE	==	NC MCP RGB BLUE	NO_TEST-TRUE
18	TP MCP RGB HSYNC	==	NC MCP RGB HSYNC	NO_TEST-TRUE
18	TP MCP RGB VSYNC	==	NC MCP RGB VSYNC	NO_TEST-TRUE
90 18	CRT IG R C PR	==	NC CRT IG R C PR	NO_TEST-TRUE
90 18	CRT IG G Y Y	==	NC CRT IG G Y Y	NO_TEST-TRUE
90 18	CRT IG B COMP PB	==	NC CRT IG B COMP PB	NO_TEST-TRUE
90 18	CRT IG HSYNC	==	NC CRT IG HSYNC	NO_TEST-TRUE
90 18	CRT IG VSYNC	==	NC CRT IG VSYNC	NO_TEST-TRUE
18	TP MCP RGB DAC RSET	==	NC MCP RGB DAC RSET	NO_TEST-TRUE
18	TP MCP RGB DAC VREF	==	NC MCP RGB DAC VREF	NO_TEST-TRUE
90 18	MCP TV DAC RSET	==	NC MCP TV DAC RSET	NO_TEST-TRUE
90 18	MCP TV DAC VREF	==	NC MCP TV DAC VREF	NO_TEST-TRUE
18	MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN	NO_TEST-TRUE
18	MCP CLK27M XTALOUT	==	NC MCP CLK27M XTALOUT	NO_TEST-TRUE



### HDCP ROM

WF: Open question on which package option(s) nVidia can support.




MCP Graphics Support  
SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	26		




### RTC Power Sources




### Platform Reset Connections




### RTC Crystal




### MCP 25MHz Crystal



### MCP S0 PWRGD & CPU\_VLD



### Reset Button



MCPSEQ\_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.

MCPSEQ\_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.

SMC 99ms delay from ALL\_SYS\_PWRGD to IMVP\_VR\_ON plus IMVP6 delay for VR\_PWRGOOD\_DELAY should guarantee CPU\_VLD does not go high before CPUVDD\_EN (which is 40-100ms after PS\_PWRGD assertion).

NOTE: If CPU\_VLD deasserts during S0 MCP79 will take system to S5 immediately.

SB Misc		
SYNC_MASTER=M98_MLB	SYNC_DATE=05/01/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		28	123

Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 NO\_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF	FRAME BUFFER VREF
DAC channel	A	B	A	B	C	D
Min DAC code	0x00	0x00	0x00	0x00	0x55	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55	0xFF
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES_MTL_FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL_FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL_FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL_FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining  
 SYNC\_MASTER=BEN\_K20 SYNC\_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE SHEET: 29 OF 123

SIZE: D DRAWING NUMBER: 051-7656 REV.: 31


Page Notes

Power aliases required by this page:  
 - P1V5\_S0\_MEM\_A  
 - P1V5\_S3\_MEM\_A  
 - P1V5\_S3\_MEM\_VTT\_A  
 - P1V5\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - I2C\_S0D1MMA\_SCL  
 - I2C\_S0D1MMA\_SDA

SDM options provided by this page:  
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Factory" (top) slot

DDR3 SO-DIMM Connector A  
 SYNC\_MASTER=MEM\_E20 SYNC\_DATE=06/10/2008


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		31	123

Page Notes

Power aliases required by this page:  
 ->PP1V5\_S0\_MEM\_B  
 ->PP1V5\_S3\_MEM\_B  
 ->PP0V75\_S0\_MEM\_VTT\_B  
 ->PP0V75\_S3\_MEM\_VTT\_B  
 ->PPSPD\_S0\_MEM\_B (2.5 - 3.3V)  
 Signal aliases required by this page:  
 ->I2C\_S0DIMM\_SCL  
 ->I2C\_S0DIMM\_SDA  
 DIM options provided by this page:  
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	32		



www.laptop-schematics.com

### DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



www.laptop-schematics.com

PREMIUM

www.laptop-schematics.com

#### DDR3 Support

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7656 31

SCALE NONE SHEET 33 OF 123



5V S3 WLAN FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

CRITICAL  
518S0610  
J3401  
20347-325E-12  
F-RT-SM

AIRPORT


ALS  
CAMERA

BLUETOOTH

Right Clutch Connector  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=05/01/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	34		

# EXPRESSCARD/34 FLEX CONNECTOR



**ExpressCard Connector**  
 SYNC\_MASTER=BEN\_K20 SYNC\_DATE=10/15/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		35	123



=PP3V3\_ENET\_PHY  
 (43mA typ - 1000base-T)  
 (19mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

=PP1V05\_ENET\_PHY  
 (221mA typ - 1000base-T)  
 (7mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3\_ENET\_PHY for internal switcher.  
 Alias to GND for external 1.05V supply.

=PP3V3\_ENET\_PHY\_VDDREG  
 If internal switcher is used, must place 1x 22uF &  
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.  
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211\_REGOUT  
 If internal switcher is used, must place inductor within 5mm  
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.  
 If internal switcher is not used, VDDREG and REGOUT can float.

PLACE R3796 CLOSE TO U1400, PIN D24

C3790 reserved for EMI  
 per Realtek request.  
 C3790 should be placed close to U3700.19

Configuration Settings:  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)  
 SYNC\_MASTER=SUMA\_K20 SYNC\_DATE=07/22/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	37		



### 3.3V ENET FET

@ 2.5V Vgs:  
 Rds(on) = 90mOhm max  
 I(max) = 1.7A (85C)

CRITICAL  
 Q3810  
 NTR4101P  
 SOT-23-NP




MOBILE:  
 Recommend aliasing PM\_SLP\_RMGT\_L and =P3V3ENET\_EN. Nets separated on ARB for alternate power options.

### WLAN Enable Generation


"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.



### 1.05V ENET FET


1.8V Vgs  
 CRITICAL  
 Q3840  
 SI2312BDS  
 SOT23



Non-ARB:  
 Recommend aliasing PM\_SLP\_RMGT\_L and =P1V05ENET\_EN. Nets separated on ARB for alternate power options.

### RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.  
 Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




### Ethernet & AirPort Support

SYNC\_MASTER=SUMA\_K20 SYNC\_DATE=07/15/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	38	123

Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0636	1	CONN, RJ45, HB, 10/100TX	J3900	CRITICAL	

**Ethernet Connector**

SYNC\_MASTER=SUMA\_K20      SYNC\_DATE=07/15/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	39		



**FireWire LLC/PHY (FW643)**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		41	123


# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S5\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_FW\_LATEVG\_ACTIVE  
 - =PPVP\_FW\_SUMNODE (power passthru summation node)



Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - FW\_PORT\_FAULT\_PU

## FireWire Port Power Switch



## Late-VG Event Detection



**FireWire Port Power**  
 SYNC\_MASTER=YWU\_K20 SYNC\_DATE=05/28/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	42		



### Page Notes

Power aliases required by this page:

- =PPVP\_FW\_PORT1
- =PP3V3\_FW\_LATEVG

Signal aliases required by this page:  
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:  
(NONE)


NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

## FireWire PHY Config Straps



Configures PHY for:

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)




### Termination

Place close to FireWire PHY



### Late-VG Protection Power



### FireWire Ports

SYNC\_MASTER=M98\_MLB SYNC\_DATE=07/14/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	43	123

8

7

6

5

4


3

2


1

### ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



### SATA ODD Port



### SATA HDD Port



**SATA Connectors**

SYNC\_MASTER=M98\_MLB SYNC\_DATE=05/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		OF
NONE	45		123

8

7

6

5

4


3

2

1

Port Power Switch

Left USB Port A





Left USB Port B

**External USB Connectors**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=07/14/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0638	2	CONN, RCPT, USB, HB, 4P	J4600, J4610	CRITICAL	

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	46	123




Front Flex Support  
 SYNC\_MASTER=CHANG\_K20 SYNC\_DATE=07/18/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		OF
NONE	48		123



NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



PLACEMENT\_NOTE=Place R4999 close to U4900 pins N14,N15  
 PLACEMENT\_NOTE=Place C4920 close to U4900 pins N14,N15

NOTE: P94 and P95 are shorted, P95 could be spare.


NOTE: SMS interrupt can be active high or low, rename net accordingly.  
 If SMS interrupt is not used, pull up to SMC rail.

SMC  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/06/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		49	123

SMC\_PB3:  
 SMC\_IG\_THROTTLE\_L for MG systems.  
 Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)


SMC Reset "Button" / Brownout Detect




SMC FSB to 3.3V Level Shifting




SMC AVREF Supply





SMC Crystal Circuit



Debug Power "Button"



System (Sleep) LED Circuit




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
9330381	9330393		ALL	Internal 084000-33

SMC Support  
 SYNC\_MASTER=M98\_MLS SYNC\_DATE=05/01/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE		50	

# LPC+SPI Connector



## Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




## MCP79 Internal SPI MUX Support


NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON

## MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX




## SPI MUX BYPASS



LPC+SPI Debug Connector  
 SYNC\_MASTER=CHANG\_K20 SYNC\_DATE=05/28/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		OF
NONE	51		123



K20 SMBUS CONNECTIONS  
 SYNC\_MASTER=BEN\_K20 SYNC\_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	52		

D

D

C

C


B

B


A

A


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




MCP Voltage Sense / Filter



PBUS Voltage Sense & Filter




BMON Current Sense - Entire circuit must be near SMC (U4900)




INA214 has gain of 100V/V  
U5303 only senses current up to 6.6A

DCIN Current Sense Filter




CPU VCore High Side Current Sensor



Consider INA211 (GAIN 500 version) since I=4.93 Amps across R5388


CPU VCore Load Side Current Sense / Filter



Current & Voltage Sensing  
 SYNC\_MASTER=YVU\_K20 SYNC\_DATE=08/20/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	53		





OPA2333s for proto are placeholders for OPA2330

MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

**Current Sensing**

SYNC\_MASTER=YWU\_K20      SYNC\_DATE=08/12/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	54		

### CPU Proximity/CPU Die/Right Fin Stack

### Battery Charger Proximity




### MCP Proximity/MCP Die/Right Heat Pipe



Note: EMC1403 can perform Beta Compensation for External Diode 1 only

### GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors		
SYNC_MASTER=YWU_K20	SYNC_DATE=05/28/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		55	123

www.laptop-schematics.com



Fan Connectors

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	56	123

PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A	10 OHM	0.204 V	16.32E-6 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	48A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


PSOC PROGRAMMING CONNECTOR




KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC\_MANUAL\_RESET LOGIC



TPAD BUTTONS DISABLE



**WELLSPRING 1**

SYNC\_MASTER=YMA\_K20 SYNC\_DATE=05/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	57	123


BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812, R5813, C5818 MODIFIED

IPD FLEX CONNECTOR




3V3 LDO FOR IPD



Keyboard LED Driver

To detect Keyboard backlight, SMC will tristate SMC\_SYS\_KBDLED:  
 LOW = keyboard backlight present  
 HIGH= keyboard backlight not present  
 BOM OPTION: KBDLED\_YES  
 R5853 ALWAYS PRESENT



KBD BACKLIGHT CONNECTOR

J5815 pin 1 is grounded on keyboard backlight flex

<b>WELLSPRING 2</b>	
SYNC_MASTER=K20_MLB	SYNC_DATE=09/24/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	58		



8

7

6

5


4

3


2

1

### Digital SMS



### Analog SMS



#### Sudden Motion Sensor (SMS)

SYNC\_MASTER=YWU\_K20 SYNC\_DATE=06/17/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	59	123

8

7

6

5


4

3

2

1

www.laptop-schematics.com



MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191  
Any of the 4 frequencies can be selected  
with R6190, R6191, R5190 and R5191

**SPI ROM**

SYNC\_MASTER=M98\_MLB SYNC\_DATE=05/01/2008


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	61		

**AUDIO CODEC**  
APPLE P/N 353S1527




**AUDIO 4.6 V REGULATOR**  
APPLE P/N 353S1897

**MIKEY 3.3 V REGULATOR**  
APPLE P/N 353S1860



**AUDIO: CODEC**  
 SYNC\_MASTER=AUDIO\_K20 SYNC\_DATE=09/29/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	62		




**AUDIO: LINE IN**

SYNC\_MASTER=AUDIO\_K20      SYNC\_DATE=09/29/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 63	OF 123

# Headphone Amplifier (MAX9724A)


APN: 353S1637



## 1st Order DAC Filter

HP: 3.52 HZ      LP: 34 KHZ

VOLTAGE GAIN: 1.53



**AUDIO: HEADPHONE AMP**  
 SYNC\_MASTER=AUDIO\_K20      SYNC\_DATE=09/29/2008


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		65	123



4X MONO SPEAKER AMPLIFIERS (MAX9705)  
 APN: 353S1595  
 GAIN = 12 DB  
 FC (SPEAKERS L1/R1) = ~796 HZ  
 FC (SPEAKERS L2/R2/LFE) = ~97 HZ

SPEAKER CHECKPOINTS



**AUDIO: SPEAKER AMP**  
 SYNC\_MASTER=AUDIO\_K20 SYNC\_DATE=09/29/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	66		

AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR  
APN: 518S0520

SPEAKER CONNECTORS  
APN: 518S0521

APN: 518S0672

AUDIO JACK 2 LINE IN JACK, SPDIF RX

AUDIO: JACKS


SYNC\_MASTER=AUDIO\_K20 SYNC\_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE	DRAWING NUMBER	REV.
NONE	051-7656	31
SHT	OF	123
67		



RETURN FOR HF NOISE

GND CHASSIS AUDIO JACK

GND CHASSIS AUDIO JACK

GND CHASSIS AUDIO JACK


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	MIXER(OUTPUT)	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX0C (12)	OX02 (2)	OX0C (12)	OX14 (20,D)	GPIO_0	OX14 (20,D)
SPEAKERS L1/R1	OX0F (15)	OX05 (5)	OX0F (15)	OX1A (26,C)	VREF_B (100%)	N/A
SPEAKERS L2/R2	OX0D (13)	OX03 (3)	OX0D (13)	OX18 (24,B)	VREF_B (100%)	N/A
SPEAKER LFE	OX0E (14)	OX04 (4)	OX0E (14)	OX17 (23,H)	VREF_B (100%)	N/A
SPDIF OUT	N/A	OX06 (6)	N/A	OX1E (SPDIF OUT)	N/A	OX16 (22,G)


CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER(INPUT)	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	OX23 (35)	OX08 (8)	OX15 (21,A)	VREF_A (50%)	OX15 (21,A)
SPDIF IN	N/A	OX0A (10)	OX1F (SPDIF IN)	N/A	N/A
MIC	OX24 (36)	OX07 (7)	OX19 (25,F)	VREF_F (100%)	N/A
HEADSET MIC	OX24 (36)	OX07 (7)	OX1B (27,E)	MIKEY	MIKEY


PORT D DETECT (Line-out) PORT G DETECT (SPDIF DELEGATE)




LINE\_IN AMP SHUTDOWN CONTROL




PLACE L6800/C6800 CLOSE TO Q6800/01/02



TIPDET DEBOUNCE CIRCUIT



PORT F (BUILT-IN MIC)



AUDIO: JACK TRANSLATORS

SYNC\_MASTER=AUDIO\_K20 SYNC\_DATE=09/29/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF 123
		68	

# MagSafe DC Power Jack



**DC-In & Battery Connectors**

SYNC\_MASTER=RKU\_K20 SYNC\_DATE=05/21/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		69	123





ACIN pin threshold is 3.2V, +/- 50mV  
 Divider sets ACIN threshold at 13.07V  
 Input impedance of ~40K meets sparktecture requirements

CHGR\_VCOMP R  
 CHGR\_VNEG R  
 CHGR\_VNEG R

C7042  
 C7000  
 C7011  
 C7005  
 C7026

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1938	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258 2S Battery Default
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A 3S Battery Default

- M99 differences from last sync on 12/02/07 to T18 MLB:
- L7030 changed from T18 MLB inductor to 152S0542.
  - Added Q7056, C7058, R7055, R7056..
  - U7000 Thermal Pad is now connected to GND, not through XW.
  - Q7060 and Q7065 changed to 376S0667.
  - Q7055 and Q7056 changed to 376S0666.


**PBus Supply & Battery Charger**  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	D	DRAWING NUMBER	051-7656	REV.	31
SCALE	NONE	SHT	70	OF	123





DPRSLEVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

LAYOUT NOTE:  
Place R7126 in hot spot of reg circuit.

Place R7131 Between L7100, L7101 and CPU


### IMVP6 CPU VCore Regulator

SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	SHEET	OF	REV.
	NONE	71	123	31



5V / 3.3V Power Supply  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		72	123



**1.5V DDR3 Supply**

SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	73		



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0382	1	RES,MTL FILM,1/16W,48.7K,1.0402,SMD,LF	R7570		MCP_A01
114S0400	1	RES,MTL FILM,1/16W,76.8K,1.0402,SMD,LF	R7571		MCP_A01
114S0482	1	RES,MTL FILM,1/16W,523K,1.0402,SMD,LF	R7580		MCP_A01
114S0453	1	RES,MTL FILM,1/16W,267K,1.0402,SMD,LF	R7581		MCP_A01
114S0422	1	RES,MTL FILM,1/16W,130K,1.0402,SMD,LF	R7582		MCP_A01
114S0373	1	RES,MTL FILM,1/16W,40.2K,1.0402,SMD,LF	R7570		MCP_A01Q
114S0404	1	RES,MTL FILM,1/16W,84.5K,1.0402,SMD,LF	R7571		MCP_A01Q
114S0458	1	RES,MTL FILM,1/16W,301K,1.0402,SMD,LF	R7580		MCP_A01Q
114S0447	1	RES,MTL FILM,1/16W,237K,1.0402,SMD,LF	R7581		MCP_A01Q
114S0411	1	RES,MTL FILM,1/16W,100K,1.0402,SMD,LF	R7582		MCP_A01Q

VID<2:0>	Rev A01			MCP Target
	Voltage	Voltage	Voltage	
000	+1.224V	+1.060V	+1.05V	
001	+1.159V	+0.994V	+1.00V	
010	+1.101V	+0.937V	+0.95V	
011	+1.049V	+0.885V	+0.90V	
100	+0.995V	+0.830V	+0.85V	
101	+0.952V	+0.789V	+0.80V	
110	+0.913V	+0.752V	+0.75V	
111	+0.876V	+0.719V	+0.70V	


**5V\_S0 / MCP CORE REGULATOR**


SYNC\_MASTER=RXU\_K20      SYNC\_DATE=05/21/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHEET		OF
NONE	75		123




**CPU VTT Power Supply**  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHEETS 76	OF 123




1.8V S0 Switcher / 1.0VFW SWITCHER

S5 power required for output discharge feature




MCP79 PLL VLDO

FW BOOST POWER





EXPRESSCARD 1.5V\_S0 SUPPLY



1.8V S0 Switcher

MCP 1.05V AUXC Supply




Vout = 1.052V  
5A max output  
f = 400 kHz

Vout = 0.6V \* (1 + Ra / Rb)

Misc Power Supplies  
SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHEET	OF	TOTAL
NONE	77	OF	123



State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


IO	SM_ALL_GPU_PGOOD
High	
IO	PM_ALL_GPU_PGOOD

3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT  
place XM0402 if needed to save trace space for pin 7,8

- 096 GPU requires rails to come up in the following order:
- 1) 1.1V
  - 2) GPU\_3.3V
  - 3) GPUvcORE
  - 4) GDDR3 1.8V
- BOMOPTION: EG

**Power Control**  
SYNC\_MASTER=YMA\_K20 SYNC\_DATE=09/09/2008

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



www.laptop-schematics.com

**3.3V S3 FET**

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

**3.3V S0 FET**

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

**1.05V S0 FET**

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.1 A (EDP)

**3.3V GPU FET**

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)

**1.5V S0 FET**

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.4 A (EDP)

**MCP79 DDR FETs**

MCP79 DDR pad leakage is high enough that nVidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM\_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM\_VTT\_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.

**90mA max load @ 0.9V**  
**81mW max power**


**Power FETs**  
SYNC\_MASTER=YMA\_K20 SYNC\_DATE=05/19/2008

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	79 OF 123

Page Notes

Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:



NV G96 PCI-E
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Table with columns for SCALE, SHEET, OF, DRAWING NUMBER, and REV. Includes Apple logo and 'APPLE INC.' text.

Page Notes

Power aliases required by this page:  
 - =FPVCORE\_GPU  
 - =FP1V8\_GPU\_FBVDDQ

Signal aliases required by this page:  
 (NONE)





BOM options provided by this page:  
 (NONE)



=FP1V8\_GPU\_FBVDDQ

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF

???A @ ???MHz 1.8V GDDR3



NV G96 CORE/FB POWER

SYNC\_MASTER=M98\_MLS SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	81		



Page Notes


Power aliases required by this page:  
 - =PP1V2\_GPU\_FBLLAVDD  
 - =PP1V8\_GPU\_FBIO

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

U8000  
 NB9P-GS  
 BGA  
 SYMBOL 3 OF 9

U8000  
 NB9P-GS  
 BGA  
 SYMBOL 4 OF 9



NV G96 FRAME BUFFER I/F

SYNC\_MASTER=K20\_MLS SYNC\_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHEET	OF	
NONE	82	123	

Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VREFA

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAM4



GDDR3 Frame Buffer A (Bottom)

SYNC\_MASTER=M98\_MLS SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHEET	OF	
NONE	84	123	

Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VREF\_B

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAM4



GDDR3 Frame Buffer B (Bottom)

SYNC\_MASTER=M98\_MLS SYNC\_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Page Notes

Power aliases required by this page:  
 - =PP3V3\_GPU\_VDD33  
 - =PP3V3\_GPU\_MIO  
 - =PP1V2\_GPU\_PLLVDD  
 - =PP1V2\_GPU\_M\_PLLVDD  
 - =PP1V2\_GPU\_VID\_PLLVDD


Signal aliases required by this page:  
 (NONE)

NOM options provided by this page:  
 (NONE)

75 74 8 6 =PP3V3\_GPU\_VDD33




110mA  
75 74 8 6 =PP3V3\_GPU\_VDD33




C

75 74 8 =PP3V3\_GPU\_MIO




B


8 =PP1V1\_GPU\_PLLVDD



8 =PP1V1\_GPU\_M\_PLLVDD




8 =PP1V1\_GPU\_VID\_PLLVDD



A

OMIT  
U8000  
NB9P-GS  
BGA  
SYMBOL 6 OF 9



NV G96 GPIO/MIO/MISC

SYNC\_MASTER=K20\_MLS SYNC\_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

GPIOs		GPIOs		Renamed signals		Unused signals	
GPU_GPIO_0	GP	NC_GPU_GPIO_0	NO_TEST+TRUE	GPU_GPIO_15	HPDE	NC_GPU_GPIO_15	NO_TEST+TRUE
GPU_GPIO_1	HPDC	DP_EG_HPD	NO_TEST+TRUE	GPU_GPIO_16	DVI_MODE0	EG_DP_CA_DET	NO_TEST+TRUE
GPU_GPIO_2	LCD0_BL_PWM	TP_LVDS_EG_BKL_PWM	NO_TEST+TRUE	GPU_GPIO_17	HDMI_DETECT0	NC_GPU_GPIO_17	NO_TEST+TRUE
GPU_GPIO_3	LCD0_VDD	EG_LCD_PWE_EN	NO_TEST+TRUE	GPU_GPIO_18	DVI_MODE1	NC_GPU_GPIO_18	NO_TEST+TRUE
GPU_GPIO_4	LCD0_BL_EN	EG_BKLT_EN	NO_TEST+TRUE	GPU_GPIO_19	HDMI_DETECT1	NC_GPU_GPIO_19	NO_TEST+TRUE
GPU_GPIO_5	VID0	TP_GPU_GHATE<0>	NO_TEST+TRUE	GPU_GPIO_20	HPDD	NC_GPU_GPIO_20	NO_TEST+TRUE
GPU_GPIO_6	VID1	TP_GPU_GHATE<1>	NO_TEST+TRUE	GPU_GPIO_21	HPDP	NC_GPU_GPIO_21	NO_TEST+TRUE
GPU_GPIO_7	VID2/MEM_VID	GPIO7_FBVID_ALTVO	NO_TEST+TRUE	GPU_GPIO_22	SWAPRDV_A	NC_GPU_GPIO_22	NO_TEST+TRUE
GPU_GPIO_8	THRM	SMC_GFX_OVERTEMP_R_L	NO_TEST+TRUE	GPU_GPIO_23	GP	NC_GPU_GPIO_23	NO_TEST+TRUE
GPU_GPIO_9	FAR_PWM	SMC_GFX_THROTTLE_R_L	NO_TEST+TRUE				
GPU_GPIO_10	MEM_VREF	FB_VREF_INTTERM	NO_TEST+TRUE				
GPU_GPIO_11	SLI_SYNC	GPU_VCORE_VID0	NO_TEST+TRUE				
GPU_GPIO_12	AC_DET	GPU_VCORE_VID1	NO_TEST+TRUE				
GPU_GPIO_13	PWR_CTL0	GPU_VCORE_VID2	NO_TEST+TRUE				
GPU_GPIO_14	PWR_CTL1	TP_GPU_VCORE_VID3	NO_TEST+TRUE				




Physical Strapping Pin



Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[0]
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]
STRAP 2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]
STRAP 1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]
STRAP 0	USER[3]	USER[2]	USER[1]
			USER[0]

Strap S1/S2 Bit[3:0] PU/PD Rval

0	0000	PD	5k
1	0001	PD	10k
2	0010	PD	15k
3	0011	PD	20k
4	0100	PD	25k
5	0101	PD	30k
6	0110	PD	35k
7	0111	PD	45k
8	1000	PU	5k
9	1001	PU	10k
A	1010	PU	15k
B	1011	PU	20k
C	1100	PU	25k
D	1101	PU	30k
E	1110	PU	35k
F	1111	PU	45k






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480378	1	RES.MEL.F12M,1/16W,45.3K,1,0402,080,LF	R8708		VRAM_S12_SAMSUNG
11480361	1	RES.MEL.F12M,1/16W,30.1K,1,0402,080,LF	R8708		VRAM_S12_QIMONDA
11480343	1	RES.MEL.F12M,1/16W,20.0K,1,0402,080,LF	R8708		VRAM_S14_SAMSUNG
11480331	1	RES.MEL.F12M,1/16W,15.0K,1,0402,080,LF	R8708		VRAM_S14_SHYNIX
11480378	1	RES.MEL.F12M,1/16W,45.3K,1,0402,080,LF	R8707		VRAM_1024_SAMSUNG
11480361	1	RES.MEL.F12M,1/16W,30.1K,1,0402,080,LF	R8707		VRAM_1024_QIMONDA



Unused I2C Buses

NC_GPU_I2CC_SCL	NO_TEST+TRUE	GPU_I2CC_SCL	NO_TEST+TRUE
NC_GPU_I2CC_SDA	NO_TEST+TRUE	GPU_I2CC_SDA	NO_TEST+TRUE
NC_GPU_I2CD_SCL	NO_TEST+TRUE	GPU_I2CD_SCL	NO_TEST+TRUE
NC_GPU_I2CD_SDA	NO_TEST+TRUE	GPU_I2CD_SDA	NO_TEST+TRUE
NC_GPU_I2CE_SCL	NO_TEST+TRUE	GPU_I2CE_SCL	NO_TEST+TRUE
NC_GPU_I2CE_SDA	NO_TEST+TRUE	GPU_I2CE_SDA	NO_TEST+TRUE
NC_GPU_I2CH_SCL	NO_TEST+TRUE	GPU_I2CH_SCL	NO_TEST+TRUE
NC_GPU_I2CH_SDA	NO_TEST+TRUE	GPU_I2CH_SDA	NO_TEST+TRUE





Page Notes



























Power aliases required by this page:  
 - PP1V8\_GPU\_IPFX  
 - PP3V3\_GPU\_IPFCD\_IOVDD

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Sum of peak currents: 240mA

PP1V8\_GPU\_IPFX



NV G96 Video Interfaces

SYNC\_MASTER=K20\_MLS SYNC\_DATE=09/24/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	88	123

# GPU VCore Regulator



PLACE C8965, C8966, C8967 AND C8968 ON THE BACK SIDE OF GPU


## GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	X		-
1	1	1	0	0.92700V	-	X	-
1	0	1	1	1.00425V	-	-	X

Other VID states may not be valid

## Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1



**GPU (G96) CORE SUPPLY**

SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/21/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	89	123

### LCD (LVDS) INTERFACE



100K pull-ups are for no-panel case (development). Panel has 2K pull-ups

Place close to the connector

Place close to the connector

518S0651





LVDS Display Connector  
 SYNC\_MASTER=M98\_MLS SYNC\_DATE=07/14/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		90	123

Power aliases required by this page:  
 - =PPIV8\_S0\_FB\_VDD  
 - =PPIV8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAMB



GDDR3 Frame Buffer A (Top)

SYNC\_MASTER=M99\_MLS SYNC\_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART









Power aliases required by this page:  
 - =PFI1V8\_S0\_FB\_VDDQ  
 - =PFI1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAMB

CRITICAL  
OMIT


CRITICAL  
OMIT



GDDR3 Frame Buffer B (Top)  
 SYNC\_MASTER=M8B\_MLS                      SYNC\_DATE=11/01/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	92	123






### LVDS Transmitter Termination


All emulated LVDS outputs require this termination  
**PLACEMENT NOTE=Place at U9600** (All 24 resistors)



### DisplayPort Mux



### LVDS DDC MUX




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480517	16	RES_MTX_F124_270 OHM, 1%, 1/16W, 402, SMD, L	R9320-R9327		GMUX_2V5
11480174	16	RES_MTX_F124_270 OHM, 1%, 1/16W, 402, SMD, LP	R9328-R9357		GMUX_1V8

**Muxed Graphics Support**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=05/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	93	123

# Port Power Switch



Q9440 must have Drain to Gate leakage of <500nA and Gate to Source resistance of >5MΩhm

DP to DVI/HDMI Cable Adapter (CA) has 100k pull-up to DP\_PWR.

DP Source must pull down HFD input with greater than or equal to 100k (DPv1.1a).

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0637	1	CONN, RCP, MDP, HS, 20P, P=0.6	J9400	CRITICAL	

**DisplayPort Connector**

SYNC\_MASTER=K20\_MLB      SYNC\_DATE=09/24/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	94		



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CNTRL, QFN32	U9500	CRITICAL	

**1.1V / 1V8 FB Power Supply**

SYNC\_MASTER=RXU\_K20      SYNC\_DATE=05/21/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	95		



GMUX CPLD

LVDS Receiver Termination

PLACEMENT\_NOTE=Place at U9600 (All 14 resistors)

90 84 18	LVDS IG A CLK P	R9650	100	1	2	1k	1/16W	MP-LF	402	LVDS IG A CLK N	18 84 90
90 84 18	LVDS IG A DATA P<0>	R9651	100	1	2	1k	1/16W	MP-LF	402	LVDS IG A DATA N<0>	18 84 90
90 84 18	LVDS IG A DATA P<1>	R9652	100	1	2	1k	1/16W	MP-LF	402	LVDS IG A DATA N<1>	18 84 90
90 84 18	LVDS IG A DATA P<2>	R9653	100	1	2	1k	1/16W	MP-LF	402	LVDS IG A DATA N<2>	18 84 90
90 84 18	LVDS IG B DATA P<0>	R9654	100	1	2	1k	1/16W	MP-LF	402	LVDS IG B DATA N<0>	18 84 90
90 84 18	LVDS IG B DATA P<1>	R9655	100	1	2	1k	1/16W	MP-LF	402	LVDS IG B DATA N<1>	18 84 90
90 84 18	LVDS IG B DATA P<2>	R9656	100	1	2	1k	1/16W	MP-LF	402	LVDS IG B DATA N<2>	18 84 90
95 84 76	LVDS EG A CLK P	R9660	100	1	2	1k	1/16W	MP-LF	402	LVDS EG A CLK N	76 84 95
95 84 76	LVDS EG A DATA P<0>	R9661	100	1	2	1k	1/16W	MP-LF	402	LVDS EG A DATA N<0>	76 84 95
95 84 76	LVDS EG A DATA P<1>	R9662	100	1	2	1k	1/16W	MP-LF	402	LVDS EG A DATA N<1>	76 84 95
95 84 76	LVDS EG A DATA P<2>	R9663	100	1	2	1k	1/16W	MP-LF	402	LVDS EG A DATA N<2>	76 84 95
95 84 76	LVDS EG B DATA P<0>	R9664	100	1	2	1k	1/16W	MP-LF	402	LVDS EG B DATA N<0>	76 84 95
95 84 76	LVDS EG B DATA P<1>	R9665	100	1	2	1k	1/16W	MP-LF	402	LVDS EG B DATA N<1>	76 84 95
95 84 76	LVDS EG B DATA P<2>	R9666	100	1	2	1k	1/16W	MP-LF	402	LVDS EG B DATA N<2>	76 84 95

Required Pullups

Required Pulldowns

U9600 XP28 CSBGA-HF

9 6	JTAG GMUX TCK	E14	TCK
9 6	JTAG GMUX TDI	L13	TDI
9 6	JTAG GMUX TDO	K13	TDO
9 6	JTAG GMUX TMS	L12	TMS
9 6	JTAG GMUX TOE	K2	TOE
9 1	GMUX CFG0	K1	CFG0
9 5	LCD BKLT EN	F2	PB2A
9 5	LCD BKLT PWM	N2	PB2B
84 81	LVDS DDC SEL EG	F4	PB14A
84 81	LVDS DDC SEL IG	N4	PB14B
84 81	DP MUX EN	N3	PB15A
84 81	DP MUX SEL EG	N4	PB15B
84 81	EG RESET L	F5	PB16A
84 81	EG RAIL1 EN	N5	PB16B
84 81	EG RAIL2 EN	F6	PB17A
84 81	EG RAIL3 EN	N6	PB17B
84 81	EG RAIL4 EN	F7	PB18A
84 81	EG CLKREQ OUT L	N7	PB18B
75	DP CA DET EG	N7	PB19A
84 78	LCD PWR EN	N8	PB19B
91 43 19 7	LPC Ad<0>	F9	PB20A
91 43 19 7	LPC Ad<1>	N9	PB20B
91 43 19 7	LPC Ad<2>	F10	PB30A
91 43 19 7	LPC Ad<3>	N10	PB30B
91 43 19 7	LPC FRAME L	F12	PB31A
91 25 19	LPC RESET L	F13	PB31B
91 25 19	LPC CLK13M GMUX	N12	PB32A
84 9	GMUX INT	F14	PB32B
90 84 18	LVDS IG B DATA P<2>	B1	PL2A
90 84 18	LVDS IG B DATA N<2>	B2	PL2B
90 84 18	TP GMUX PL10A	C2	PL10A
90 84 18	TP GMUX PL10B	D3	PL10B
90 84 18	LVDS IG A DATA P<0>	D1	PL11A
90 84 18	LVDS IG A DATA N<0>	E1	PL11B
90 84 18	LVDS IG A DATA P<1>	F7	PL12A
90 84 18	LVDS IG A DATA N<1>	E3	PL12B
90 84 18	LVDS IG A DATA P<2>	F1	PL13A
90 84 18	LVDS IG A DATA N<2>	G1	PL13B
90 84 18	LVDS IG B DATA P<0>	F3	PL14A
90 84 18	LVDS IG B DATA N<0>	G2	PL14B
90 84 18	LVDS IG B DATA P<1>	H2	PL15A
90 84 18	LVDS IG B DATA N<1>	G3	PL15B
90 84 18	LVDS IG A CLK P	N1	PL16A
90 84 18	LVDS IG A CLK N	N3	PL16B
9 9	LVDS MUX SEL EG	F1	PL18A
25	TP GMUX PL18B VSYNC	L1	PL18B
84	=GMUX PCIE RESET L	K3	PL19A
84	GMUX PM SLP S3 L	L2	PL19B
84	ALL EG PGOOD	N1	PL32A
84	EG CLKREQ IN L	F1	PL32B

PM\_SLP\_S3\_L Isolation

**Graphics MUX (GMUX)**

SYNC\_MASTER=T18\_MXMGMUX SYNC\_DATE=02/13/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
3360027	1	IC, XP2-8, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_BKBLANK
34182354	1	IC, CPLD, LATTICE, 132CSBGA, K20	U9600	CRITICAL	GMUX_PROD



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	96	123



\*Q9701, D9701, C9709, C9710, L9701, R9702, AND R9715 SHOULD ALL BE PLACED NEAR EACHOTHER.  
 \*BOOST\_FET\_CNTL AND PPVOUT\_S0\_LCDBKLT\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2413	1	IC,AP9001A,WHI LED BKLGHT CTR,SCRM,OPN20	U9700	CRITICAL	

LCD BACKLIGHT DRIVER


SYNC\_MASTER=KIRAN\_X20 SYNC\_DATE=12/03/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	97		

\*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT





**LCD Backlight Support**

SYNC\_MASTER=VLEE\_K20 SYNC\_DATE=07/18/2008


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 98	OF 123

GMUX 1.8V/1.2V S0 Switcher



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480428	1	RES_MTL_FILM,1/16W,150K,1,0402,SMD,LF	R9901		GMUX_V5
11480447	1	RES_MTL_FILM,1/16W,237K,1,0402,SMD,LF	R9901		GMUX_V8

Misc Power Supplies  
 SYNC\_MASTER=RXU\_K20 SYNC\_DATE=05/07/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		99	123

### FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.  
Signals within each 4x group should be matched within 5 ps of strobe.  
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.  
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.  
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.  
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.  
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.  
Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.  
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.  
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

### MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

### FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

### CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB ADSTB L<1>
FSB_1X	FSB_50S	FSB_1X	FSB ADS L
FSB_BREQ0	FSB_50S	FSB_1X	FSB BREQ0 L
FSB_BREQ1	FSB_50S	FSB_1X	FSB BREQ1 L
FSB_1X	FSB_50S	FSB_1X	FSB BNR L
FSB_1X	FSB_50S	FSB_1X	FSB BPR L
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L
FSB_1X	FSB_50S	FSB_1X	FSB HIT L
FSB_1X	FSB_50S	FSB_1X	FSB HITM L
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L
FSB_1X	FSB_50S	FSB_1X	FSB BS L<2..0>
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>
CPU_FERR_P	CPU_50S	CPU_BMI	CPU FERR L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGARNE L
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPECK L
PM_THERMTRIP_L	CPU_50S	CPU_SMI	PM_THERMTRIP L
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L
CPU_PSRM_SR	CPU_50S	CPU_AGTL	CPU_DBSLP L
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N
FSB_CLK_ITP_P	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P
FSB_CLK_ITP_N	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N
FSB_CLK_MCP_P	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P
FSB_CLK_MCP_N	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N
CPU_IERR_L	CPU_50S		CPU IERR L
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM_DPRSLEVR
(See above)	CPU_50S	CPU_AGTL	IMVP6 DPRSLEVR
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L
XDP_BPM_P	CPU_50S	CPU_ITP	XDP BPM L<4..0>
XDP_BPM_N	CPU_50S	CPU_ITP	XDP BPM L<5>
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L
CPU_VID<6..0>	CPU_50S	CPU_SMI	CPU VID<6..0>
CPU_VID<6..0>	CPU_50S	CPU_SMI	IMVP6 VID<6..0>
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN P
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN N

### CPU/FSB Constraints

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Memory Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM\_40S, MEM\_40S\_VDD, MEM\_70D, MEM\_70D\_VDD.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM\_CLK2MEM, MEM\_CTRL2CTRL, MEM\_CTRL2MEM, MEM\_CMD2CMD, MEM\_CMD2MEM, MEM\_DATA2DATA, MEM\_DATA2MEM, MEM\_DQS2MEM, MEM\_2OTHER.

Memory Bus Spacing Group Assignments

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_CLK, MEM\_CTRL, MEM\_CMD, MEM\_DATA, MEM\_DQS.

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_CTRL, MEM\_DATA, MEM\_CMD, MEM\_DQS.

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_DQS, MEM\_CLK, MEM\_CTRL, MEM\_CMD, MEM\_DATA.

Need to support MEM\*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement. All DQS pairs should be matched within 100 ps of clocks. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps. A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps. No DQS to clock matching requirement. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps. A/BA/cmd signals should be matched within 5 ps of CLK pairs. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3. SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2.

MCP MEM COMP Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MCP\_MEM\_COMP.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MCP\_MEM\_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

Memory Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Rows include MEM\_A\_CLK, MEM\_A\_CTRL, MEM\_A\_CMD, MEM\_A\_DATA, MEM\_A\_DQS, MEM\_B\_CLK, MEM\_B\_CTRL, MEM\_B\_CMD, MEM\_B\_DATA, MEM\_B\_DQS, MCP\_MEM\_COMP.

Memory Constraints

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE. II NOT TO REPRODUCE OR COPY IT. III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART.




Table with 3 columns: DRAWING NUMBER (051-7656), REV. (31), SCALE (NONE), SHEET (101 OF 123).

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.  
SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.  
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PEG_R2D_P<15..0>	PCIE_90D	PCIE	9 69
PEG_R2D_N<15..0>	PCIE_90D	PCIE	9 69
PEG_R2D_C_P<15..0>	PCIE_90D	PCIE	9 69
PEG_R2D_C_N<15..0>	PCIE_90D	PCIE	9 69
PEG_D2R_P<15..0>	PCIE_90D	PCIE	9 69
PEG_D2R_N<15..0>	PCIE_90D	PCIE	9 69
PEG_D2R_C_P<15..0>	PCIE_90D	PCIE	9 69
PEG_D2R_C_N<15..0>	PCIE_90D	PCIE	9 69
PCIE_MINI_R2D_P	PCIE_90D	PCIE	7 30
PCIE_MINI_R2D_N	PCIE_90D	PCIE	7 30
PCIE_MINI_R2D_C_P	PCIE_90D	PCIE	7 30
PCIE_MINI_R2D_C_N	PCIE_90D	PCIE	7 30
PCIE_MINI_D2R_P	PCIE_90D	PCIE	7 17 30
PCIE_MINI_D2R_N	PCIE_90D	PCIE	7 17 30
PCIE_FW_R2D_P	PCIE_90D	PCIE	35
PCIE_FW_R2D_N	PCIE_90D	PCIE	35
PCIE_FW_R2D_C_P	PCIE_90D	PCIE	17 35
PCIE_FW_R2D_C_N	PCIE_90D	PCIE	17 35
PCIE_FW_D2R_P	PCIE_90D	PCIE	17 35
PCIE_FW_D2R_N	PCIE_90D	PCIE	17 35
PCIE_FW_D2R_C_P	PCIE_90D	PCIE	35
PCIE_FW_D2R_C_N	PCIE_90D	PCIE	35
PCIE_EXCARD_R2D_P	PCIE_90D	PCIE	7 31
PCIE_EXCARD_R2D_N	PCIE_90D	PCIE	7 31
PCIE_EXCARD_R2D_C_P	PCIE_90D	PCIE	17 31
PCIE_EXCARD_R2D_C_N	PCIE_90D	PCIE	17 31
PCIE_EXCARD_D2R_P	PCIE_90D	PCIE	7 17 31
PCIE_EXCARD_D2R_N	PCIE_90D	PCIE	7 17 31
PEG_CLK100M_P	CLK_PCIE_100D	CLK_PCIE	17 69
PEG_CLK100M_N	CLK_PCIE_100D	CLK_PCIE	17 69
PCIE_CLK100M_MINI_P	CLK_PCIE_100D	CLK_PCIE	17 30
PCIE_CLK100M_MINI_N	CLK_PCIE_100D	CLK_PCIE	17 30
PCIE_CLK100M_FW_P	CLK_PCIE_100D	CLK_PCIE	17 35
PCIE_CLK100M_FW_N	CLK_PCIE_100D	CLK_PCIE	17 35
PCIE_CLK100M_EXCARD_P	CLK_PCIE_100D	CLK_PCIE	17 31
PCIE_CLK100M_EXCARD_N	CLK_PCIE_100D	CLK_PCIE	17 31
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_COMP	17
CRT_IG_R_C_PR	CRT_50S	CRT	18 24
CRT_IG_G_Y_Y	CRT_50S	CRT	18 24
CRT_IG_B_COMP_PB	CRT_50S	CRT	18 24
CRT_IG_HSYNC	CRT_50S	CRT_SYNC	18 24
CRT_IG_VSYNC	CRT_50S	CRT_SYNC	18 24
MCP_DAC_RSET	MCP_DAC_COMP	MCP_DAC_COMP	18 24
MCP_TV_DAC_VREF	MCP_DAC_COMP	MCP_DAC_COMP	18 24
TMDS_IG_TXC_P	DP_100D	DISPLAYPORT	
TMDS_IG_TXC_N	DP_100D	DISPLAYPORT	
TMDS_IG_TXD_P<2..0>	DP_100D	DISPLAYPORT	
TMDS_IG_TXD_N<2..0>	DP_100D	DISPLAYPORT	
DP_IG_ML_P<3..0>	DP_100D	DISPLAYPORT	9 81
DP_IG_ML_N<3..0>	DP_100D	DISPLAYPORT	9 81
DP_IG_AUX_CH_P	DP_100D	DISPLAYPORT	18 81
DP_IG_AUX_CH_N	DP_100D	DISPLAYPORT	18 81
MCP_HDMI_RSET	MCP_DV_COMP	MCP_DV_COMP	18 24
MCP_HDMI_VPROBE	MCP_DV_COMP	MCP_DV_COMP	18 24
LVDS_IG_A_CLK_P	LVDS_100D	LVDS	18 84
LVDS_IG_A_CLK_N	LVDS_100D	LVDS	18 84
LVDS_IG_A_DATA_P<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_A_DATA_N<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_A_DATA_P<3>	LVDS_100D	LVDS	9 18
LVDS_IG_A_DATA_N<3>	LVDS_100D	LVDS	9 18
LVDS_IG_B_CLK_P	LVDS_100D	LVDS	9 18
LVDS_IG_B_CLK_N	LVDS_100D	LVDS	9 18
LVDS_IG_B_DATA_P<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_B_DATA_N<2..0>	LVDS_100D	LVDS	18 84
LVDS_IG_B_DATA_P<3>	LVDS_100D	LVDS	9 18
LVDS_IG_B_DATA_N<3>	LVDS_100D	LVDS	9 18
MCP_IFFAB_RSET	MCP_DV_COMP	MCP_DV_COMP	18 24
MCP_IFFAB_VPROBE	MCP_DV_COMP	MCP_DV_COMP	18 24
SATA_HDD_R2D_C_P	SATA_100D	SATA	20 38
SATA_HDD_R2D_C_N	SATA_100D	SATA	20 38
SATA_HDD_R2D_P	SATA_100D	SATA	7 38
SATA_HDD_R2D_N	SATA_100D	SATA	7 38
SATA_HDD_D2R_P	SATA_100D	SATA	20 38
SATA_HDD_D2R_N	SATA_100D	SATA	20 38
SATA_HDD_D2R_C_P	SATA_100D	SATA	7 38
SATA_HDD_D2R_C_N	SATA_100D	SATA	7 38
SATA_ODD_R2D_C_P	SATA_100D	SATA	20 38
SATA_ODD_R2D_C_N	SATA_100D	SATA	20 38
SATA_ODD_R2D_P	SATA_100D	SATA	7 38
SATA_ODD_R2D_N	SATA_100D	SATA	7 38
SATA_ODD_D2R_P	SATA_100D	SATA	20 38
SATA_ODD_D2R_N	SATA_100D	SATA	20 38
SATA_ODD_D2R_C_P	SATA_100D	SATA	7 38
SATA_ODD_D2R_C_N	SATA_100D	SATA	7 38
MCP_SATA_TERM	SATA_100D	SATA_TERM	20

MCP Constraints 1

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7656 REV. 31

SCALE NONE SHEET 102 OF 123



### PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

### SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>
PCI_AD24	PCI_55S	PCI	PCI_AD<24>
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>
PCI_AD	PCI_55S	PCI	PCI_PAR
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>
PCI_CNTRL	PCI_55S	PCI	PCI_TRDY_L
PCI_CNTRL	PCI_55S	PCI	PCI_DEVSEL_L
PCI_CNTRL	PCI_55S	PCI	PCI_PERR_L
PCI_CNTRL	PCI_55S	PCI	PCI_SERR_L
PCI_CNTRL	PCI_55S	PCI	PCI_STOP_L
PCI_CNTRL	PCI_55S	PCI	PCI_TRDY_L
PCI_CNTRL	PCI_55S	PCI	PCI_FRAME_L
PCI_REQ0_I	PCI_55S	PCI	PCI_REQ0_I
PCI_GNT0_I	PCI_55S	PCI	PCI_GNT0_I
PCI_REQ0_I	PCI_55S	PCI	PCI_REQ0_I
PCI_GNT0_I	PCI_55S	PCI	PCI_GNT0_I
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP_R
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>
LPC_FRAME_I	LPC_55S	LPC	LPC_FRAME_L
LPC_RESET_I	LPC_55S	LPC	LPC_RESET_L
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS
USB_EXTN	USB_90D	USB	USB_EXTN_P
USB_EXTN	USB_90D	USB	USB_EXTN_N
USB_EXTN	USB_90D	USB	USB_EXTN_MUXED_P
USB_EXTN	USB_90D	USB	USB_EXTN_MUXED_N
USB_MINI	USB_90D	USB	USB_MINI_P
USB_MINI	USB_90D	USB	USB_MINI_N
USB_EXTD	USB_90D	USB	USB_EXTD_P
USB_EXTD	USB_90D	USB	USB_EXTD_N
USB_CAMERA	USB_90D	USB	USB_CAMERA_P
USB_CAMERA	USB_90D	USB	USB_CAMERA_N
USB_BT	USB_90D	USB	USB_BT_P
USB_BT	USB_90D	USB	USB_BT_N
USB_TPAD	USB_90D	USB	USB_TPAD_P
USB_TPAD	USB_90D	USB	USB_TPAD_N
USB_IR	USB_90D	USB	USB_IR_P
USB_IR	USB_90D	USB	USB_IR_N
USB_EXTB	USB_90D	USB	USB_EXTB_P
USB_EXTB	USB_90D	USB	USB_EXTB_N
USB_EXCARD	USB_90D	USB	USB_EXCARD_P
USB_EXCARD	USB_90D	USB	USB_EXCARD_N
USB_EXTC	USB_90D	USB	USB_EXTC_P
USB_EXTC	USB_90D	USB	USB_EXTC_N
MCP_USB_BIAS	MCP_USB_BIAS	MCP_USB	MCP_USB_BIAS_GND
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK_R
HDA_SYNC	HDA_55S	HDA	HDA_SYNC
HDA_SYNC	HDA_55S	HDA	HDA_SYNC_R
HDA_RST_I	HDA_55S	HDA	HDA_RST_I_L
HDA_RST_I	HDA_55S	HDA	HDA_RST_I
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0_CODEC
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP	MCP_HDA	MCP_HDA_PULLDN_COMP
MCP_SLOW_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K SUSCLK_R
MCP_SLOW_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K SUSCLK
SPI_CLK	SPI_55S	SPI	SPI_CLK_R
SPI_CLK	SPI_55S	SPI	SPI_CLK
SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R
SPI_MOSI	SPI_55S	SPI	SPI_MOSI
SPI_MISO	SPI_55S	SPI	SPI_MISO
SPI_MISO	SPI_55S	SPI	SPI_MISO_R
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L
SPI_CS0	SPI_55S	SPI	SPI_CS0_L

**MCP Constraints 2**

SYNC\_MASTER=M98\_MLB      SYNC\_DATE=04/01/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	123
NONE	103		

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	18
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	18 33
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	32 33
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	18 32
ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	18 32
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L	
ENET_CLK125M_RXCLK_R	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	32
ENET_CLK125M_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	18 32
ENET_RXD<3..0>	ENET_MII_55S	ENET_MII	ENET_RXD<3..0>	32
ENET_RXD<0>	ENET_MII_55S	ENET_MII	ENET_RXD<0>	18 32
ENET_RXD<3..1>	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	18 32
ENET_RXD_CTRL	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	18 32
ENET_CLK125M_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	18 32
ENET_TXD<0>	ENET_MII_55S	ENET_MII	ENET_TXD<0>	18 32
ENET_TXD<3..1>	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	18 32
ENET_TXD_CTRL	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	18 32
ENET_RESET_L	ENET_MII_55S	ENET_MII	ENET_RESET_L	18 32
ENET_MDI_P<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0>	32 34
ENET_MDI_N<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0>	32 34

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

**Ethernet Constraints**  
 SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	REV.
NONE	104	123	

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	COUNT
	PHYSICAL	SPACING		
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P	35 37
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_P	35 37
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P	35 37
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_N	35 37
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N	35 37
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_N	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	35 37

Port 2 Not Used

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Preliminary

FireWire Constraints

SYNC\_MASTER=M98\_MLB SYNC\_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	105	123

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 55G	SMB	SMBUS_SMC_A_S3_SCL	7 44
SMBUS_SMC_A_S3_SDA	SMB 55G	SMB	SMBUS_SMC_A_S3_SDA	7 44
SMBUS_SMC_B_S0_SCL	SMB 55G	SMB	SMBUS_SMC_B_S0_SCL	44
SMBUS_SMC_B_S0_SDA	SMB 55G	SMB	SMBUS_SMC_B_S0_SDA	44
SMBUS_SMC_O_S0_SCL	SMB 55G	SMB	SMBUS_SMC_O_S0_SCL	44
SMBUS_SMC_O_S0_SDA	SMB 55G	SMB	SMBUS_SMC_O_S0_SDA	44
SMBUS_SMC_BSA_SCL	SMB 55G	SMB	SMBUS_SMC_BSA_SCL	7 44
SMBUS_SMC_BSA_SDA	SMB 55G	SMB	SMBUS_SMC_BSA_SDA	7 44
SMBUS_SMC_MGMT_SCL	SMB 55G	SMB	SMBUS_SMC_MGMT_SCL	44
SMBUS_SMC_MGMT_SDA	SMB 55G	SMB	SMBUS_SMC_MGMT_SDA	44

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	60
			CHGR_CSI_N	60
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	60
			CHGR_CSO_N	60

D

D

C

C

B

B

A

A


www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Preliminary

SMC Constraints		
SYNC_MASTER=M98_MLB	SYNC_DATE=04/01/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT	OF	
NONE	106	123	

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR3\_40855E, GDDR3\_408E, and GDDR3\_80D.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR3\_CLK, GDDR3\_CMD, GDDR3\_DATA, and GDDR3\_DQS.

From T18 MXM:

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP\_100D and LVDS\_100D.

Two tables side-by-side. Left table: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Right table: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT and LVDS.

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001\_V0D), Sections 2.5.3 & 2.5.4.

MUXGFX Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Rows include LVDS\_A\_CLK, LVDS\_B\_DATA, DP\_ML, DP\_AUX\_CH, etc.

GDDR3 FB A/B Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Rows include FB\_A\_CLK\_P<0>, FB\_A\_CLK\_N<0>, FB\_A\_CLK\_P<1>, FB\_A\_CLK\_N<1>, FB\_A\_MA<1..0>, FB\_A\_MA<12..6>, FB\_A\_BA<2..0>, FB\_A\_BAS\_1, FB\_A\_CAS\_1, FB\_A\_WE\_1, FB\_A\_CKE, FB\_A\_CSD\_1, FB\_A\_DRAM\_RST, FB\_A\_UA<5..2>, FB\_A\_UA<5..2>, FB\_A\_WDQS<0>, FB\_A\_WDQS<1>, FB\_A\_WDQS<2>, FB\_A\_WDQS<3>, FB\_A\_RDQS<0>, FB\_A\_RDQS<1>, FB\_A\_RDQS<2>, FB\_A\_RDQS<3>, FB\_A\_DQ<7..0>, FB\_A\_DQ<15..8>, FB\_A\_DQ<23..16>, FB\_A\_DQ<31..24>, FB\_A\_DQM\_1<0>, FB\_A\_DQM\_1<1>, FB\_A\_DQM\_1<2>, FB\_A\_DQM\_1<3>, FB\_A\_WDQS<4>, FB\_A\_WDQS<5>, FB\_A\_WDQS<6>, FB\_A\_WDQS<7>, FB\_A\_RDQS<4>, FB\_A\_RDQS<5>, FB\_A\_RDQS<6>, FB\_A\_RDQS<7>, FB\_A\_DQ<39..32>, FB\_A\_DQ<47..40>, FB\_A\_DQ<55..48>, FB\_A\_DQ<63..56>, FB\_A\_DQM\_1<4>, FB\_A\_DQM\_1<5>, FB\_A\_DQM\_1<6>, FB\_A\_DQM\_1<7>, FB\_A\_CSI\_1.

G96 Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Rows include GPU\_CLK27M, GPU\_CLK27M\_SS, LVDS\_EG\_A\_CLK\_P, LVDS\_EG\_A\_CLK\_N, LVDS\_EG\_A\_DATA\_P<2..0>, LVDS\_EG\_A\_DATA\_N<2..0>, LVDS\_EG\_B\_DATA\_P<2..0>, LVDS\_EG\_B\_DATA\_N<2..0>, DP\_ML, DP\_ML\_N<3..0>, DP\_ML\_P<3..0>, DP\_ML\_N<3..0>, DP\_ML\_CONN\_P<3..0>, DP\_ML\_CONN\_N<3..0>, DP\_AUX\_CH\_C\_P, DP\_AUX\_CH\_C\_N.

GDDR3 FB C/D Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Rows include FB\_B\_CLK\_P<0>, FB\_B\_CLK\_N<0>, FB\_B\_CLK\_P<1>, FB\_B\_CLK\_N<1>, FB\_B\_MA<1..0>, FB\_B\_MA<12..6>, FB\_B\_BA<2..0>, FB\_B\_BAS\_1, FB\_B\_CAS\_1, FB\_B\_WE\_1, FB\_B\_CKE, FB\_B\_CSD\_1, FB\_B\_DRAM\_RST, FB\_B\_UA<5..2>, FB\_B\_UA<5..2>, FB\_B\_WDQS<0>, FB\_B\_WDQS<1>, FB\_B\_WDQS<2>, FB\_B\_WDQS<3>, FB\_B\_RDQS<0>, FB\_B\_RDQS<1>, FB\_B\_RDQS<2>, FB\_B\_RDQS<3>, FB\_B\_DQ<7..0>, FB\_B\_DQ<15..8>, FB\_B\_DQ<23..16>, FB\_B\_DQ<31..24>, FB\_B\_DQM\_1<0>, FB\_B\_DQM\_1<1>, FB\_B\_DQM\_1<2>, FB\_B\_DQM\_1<3>, FB\_B\_WDQS<4>, FB\_B\_WDQS<5>, FB\_B\_WDQS<6>, FB\_B\_WDQS<7>, FB\_B\_RDQS<4>, FB\_B\_RDQS<5>, FB\_B\_RDQS<6>, FB\_B\_RDQS<7>, FB\_B\_DQ<39..32>, FB\_B\_DQ<47..40>, FB\_B\_DQ<55..48>, FB\_B\_DQ<63..56>, FB\_B\_DQM\_1<4>, FB\_B\_DQM\_1<5>, FB\_B\_DQM\_1<6>, FB\_B\_DQM\_1<7>, FB\_B\_CSI\_1.

GPU (G96) Constraints
SYNC\_MASTER=M98\_MLS
SYNC\_DATE=05/01/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
DRAWING NUMBER: 051-7656
SCALE: NONE
SHEET: 107 OF 123





M99 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MILS OR MM)	ALLEGRO VERSION
TOP, ISL3, ISL4, ISL9, ISL10, ISL11, ISL12, ISL13, ISL14				ISL3, ISL4				MM	16.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+50_OHM_SE	+50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2704_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
2704_OHM_SE	*	Y	0.250 MM	0.250 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	-DEFAULT	?
BGA_P2MM	*	-DEFAULT	?
BGA_P3MM	*	-DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1,5:1_SPACING	*	0.15 MM	?
1,8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2,5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DTB	FSB_DTB	BGA	BGA_P3MM

NOTE: From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC\_MASTER=M98\_MLS SYNC\_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	109	123

8

7

6

5

4


3

2

1

### Port Power Switch

### LEFT USB PORT C



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0638	1	CONN, RCPT, USB, HB, 4P	JC320	CRITICAL	

#### PROJECT SPECIFIC CONNS

SYNC\_MASTER=N/A SYNC\_DATE=N/A

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	123	123

8

7

6

5

4

3

2

1