

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
10		643852	ENGINEERING RELEASED		
				DATE	DATE
				10/30/08	?


SCHEMATIC , GINSU (K51)

Page	Contents	Sync	Date
1	Table of Contents	K50	03/06/2008
2	System Block Diagram	K50	10/30/2008
3	Power Block Diagram	K50	10/30/2008
4	BOM Configuration	K50	10/30/2008
5	Power Conn / Alias	K51	04/08/2008
6	Functional / ICT Test	K50	10/30/2008
7	UNUSED SIGNAL ALIAS/STAND OFF	K51	04/07/2008
8	SIGNAL & GND ALIASES	K50	10/30/2008
9	CPU FSB	K50	10/30/2008
10	CPU Power & Ground	K50	10/30/2008
11	CPU Decoupling & VID	K50	10/30/2008
12	eXtended Debug Port (XDP)	K50	10/30/2008
13	MCP CPU Interface	K50	10/30/2008
14	MCP Memory Interface	K50	10/30/2008
15	MCP Memory Misc	K50	10/30/2008
16	MCP PCIe Interfaces	K50	10/30/2008
17	MCP Ethernet & Graphics	K50	10/30/2008
18	MCP PCI & LPC	K50	10/30/2008
19	MCP SATA & USB	K50	10/30/2008
20	MCP HDA & MISC	K50	10/30/2008
21	MCP Power & Ground	K50	10/30/2008
22	Debug: CPU	K50	10/30/2008
23	MCP Standard Decoupling	K50	10/30/2008
24	MCP Graphics Support	K50	10/30/2008
25	SB Misc	K50	10/30/2008
26	FSB/DDR3 Vref Margining	K50	10/30/2008
27	MEMORY COUPLING CAPS	K50	10/30/2008
28	DDR3 SO-DIMM Connector A	K50	10/30/2008
29	DDR3 SO-DIMM CONNECTOR B	K50	10/30/2008
30	DDR3 Support	K50	10/30/2008
31	PCI-E MiniCard Connector	K50	10/30/2008
32	Ethernet PHY (RTL8211CL)	K50	10/30/2008
33	Ethernet & AirPort Support	K50	10/30/2008
34	ETHERNET CONNECTOR	K50	10/30/2008
35	FireWire LLC/PHY (FW643)	K50	10/30/2008
36	FW: 1394B MISC	K50	10/30/2008
37	FIREWIRE CONNECTOR	K50	10/30/2008
38	SATA Connectors	K50	10/30/2008
39	EXTERNAL USB CONNECTORS	K50	10/30/2008
40	Internal USB Connections	K51	09/09/2008
41	SMC	K50	10/30/2008
42	SMC Support	K50	10/30/2008
43	LPC+SPI Debug Connector	K50	10/30/2008
44	SMBUS CONNECTIONS	DEREK	10/15/2008
45	Current & Voltage Sensing	K50	10/30/2008

Page	Contents	Sync	Date
46	MCP CURRENT AND VOLTAGE SENSE	K50	10/30/2008
47	Thermal Sensors	DEREK	10/15/2008
48	HD AND OD FAN	K50	10/30/2008
49	CPU FAN	K50	10/30/2008
50	SPI ROM	K50	10/30/2008
51	POWER SEQUENCING BLOCK DIAGRAM	K50	10/30/2008
52	PGOOD and Power Sequencing	K50	10/30/2008
53	IMVP6 CPU VCore Regulator	K50	10/30/2008
54	IMVP6 3RD PHASE	K50	10/30/2008
55	5V_S3 REGULATOR	K50	10/30/2008
56	MCP CORE REGULATOR	K50	10/30/2008
57	1.5V DDR SUPPLY	K50	10/30/2008
58	1.05VS0/3.3V S5 SUPPLIES	K50	10/30/2008
59	S3 & S0 FETS	K50	10/30/2008
60	1V05 S5 POWER SUPPLY	K50	10/30/2008
61	1V8 POWER SUPPLY	K50	10/30/2008
62	MXM PCIe, DP & Power	K50	10/30/2008
63	MXM I/O	K50	10/30/2008
64	MXM PCIE CAPS	K50	10/30/2008
65	MXM ALIASES	K50	10/30/2008
66	LVDS MUX RESISTORS	BJT	10/15/2008
67	INTERNAL DISPLAY CONNS	BJT	10/15/2008
68	DP MUX SUPPORT	K50	10/30/2008
69	DISPLAYPORT SUPPORT	K50	10/30/2008
70	DisplayPort Connector	K50	10/30/2008
71	MLB: AUDIO CONNECTOR	K50	10/30/2008
72	CPU/FSB Constraints	K50	10/30/2008
73	Memory Constraints	K50	10/30/2008
74	MCP Constraints 1	K50	10/30/2008
75	MCP Constraints 2	K50	10/30/2008
76	Ethernet Constraints	K50	10/30/2008
77	FireWire Constraints	K50	10/30/2008
78	SMC Constraints	K50	10/30/2008
79	GRAPHICS CONSTRAINTS	K50	09/03/2008
80	K50/K51 SPECIFIC CONSTRAINTS	K50	10/30/2008
81	K50/K51 RULE DEFINITIONS	K50	10/30/2008


LAST_MODIFIED=Thu Oct 30 17:51:22 2008

DRAWING
TITLE=K51
ABBREV=DRAWING
LAST_MODIFIED=Thu Oct 30 17:51:22 2008

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____	DRAPTR	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		REV. 10	
		SCH, K51, MLB		DRAWING	
		051-7840		SHT 1 OF 109	

D
C
B
A

D
C
B
A



System Block Diagram

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	2	109

PAGE 6



Power Block Diagram
 SYNC_MASTER=k50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE		SHT	OF
NONE		3	109

8

7

6

5

4

3

2

1

COMMON (DELETED HDCP ROM)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0636	1	IC,ONCP,MCP79-B02,35X35MM, BGA1437, DT	U1400	CRITICAL	MCP_B02
338S0654	1	IC,FW643-06,1394B, REV-E	U4100	CRITICAL	
820-2404	1	PCB,FAB,IO ALIGNMENT,K50/K51	IO1	CRITICAL	
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	
341T0135	1	EFI ROM,K50/K51	U6100	CRITICAL	
511S0038	1	CONN,INTEL SKT-P, BGA,26X26-479	U1000	CRITICAL	
338S0570	1	IC,RTL8211CL,GIGE TRANSCEIVER, 48P TQFP	U3700	CRITICAL	

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9765	PCBA,MLB,K51,BETTER	24_INCH_LCD,2P66GHZ_CPU,BASIC,IG
630-9773	PCBA,MLB,K51,BEST	24_INCH_LCD,2P93GHZ_CPU,BASIC,MXM,MXM_PWR_SENSE,12V_PWR_SENSE,24_INCH_MXM
630-9774	PCBA,MLB,K51,CTO_ULT	24_INCH_LCD,3P06GHZ_CPU,BASIC,MXM,MXM_PWR_SENSE,12V_PWR_SENSE,24_INCH_MXM
607-4252	K51 MLB DEVELOPMENT	DEVELOPMENT,XDP_CONN,LPCPLUS,VREFMRGN,MCP_PWR_SENSE

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	COMMON,ALTERNATE,MCP_TDIODE,MCP79,CPUV_PHASE3,XDP,CPU_TDIODE,MCP_B02
MCP79	BOOT_MODE_USER,MEMRESET_HW,MEMRESET_MCP

K51 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7840	1	PCB,SCHEM,MLB,K51	SCH1		24_INCH_LCD
820-2491	1	PCB,FAB,MLB,K51,HF	MLB1		24_INCH_LCD
341T0164	1	IC,SMC,K51	U4900	CRITICAL	24_INCH_LCD
114S0308	1	RES,8.45K,0402,1%,1/16W,LF	R7117		24_INCH_LCD
132S0010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD
132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		24_INCH_LCD
132S0082	1	CAP,CER,0.068UF,10%,10V,0402	C7134		24_INCH_LCD

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3698	1	IC,PDC,QJTC,QS.2.66,55W,1066,EO,6M,PDA	CPU	CRITICAL	2P66GHZ_CPU
337S3699	1	IC,PDC,QJEX,QS.2.8,55W,1066,EO,6M,PDA	CPU	CRITICAL	2P8GHZ_CPU
337S3700	1	IC,PDC,QJTF,QS.2.93,55W,1066,EO,6M,PDA	CPU	CRITICAL	2P93GHZ_CPU
337S3701	1	IC,PDC,QJTT,QS.3.06,55W,1066,EO,6M,PDA	CPU	CRITICAL	3P06GHZ_CPU

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
516S0657	988-2127		J3100,J3200	CONN,RCPT,SO-DIMM,DDR3,R/A,204P,LF (NON-HF)


BOM Configuration

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	4	109

8

7

6

5

4

3

2

1

"S0" RAILS


ONLY ON IN RUN

"S3" RAILS

ON IN RUN AND SLEEP

"S5" RAILS

ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)



Power Conn / Alias

SYNC_MASTER=K51 SYNC_DATE=04/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHEET	OF	
NONE	6	109	

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

LAYOUT NOTE: PLACE NEAR J1000

LAYOUT NOTE: PLACE NEAR U1400

LAYOUT NOTE: PLACE NEAR U3700

LAYOUT NOTE: PLACE NEAR U4100

LAYOUT NOTE: PLACE NEAR U4900

LAYOUT NOTE: PLACE NEAR U1400




10003	1406	1008	707	FSB A L<6>	PP1000	OMIT P4MM
10003	1406	1008	707	FSB ADSTB L<0>	PP1001	OMIT P4MM
10003	1406	1008	707	FSB A L<27>	PP1002	OMIT P4MM
10003	1406	1008	707	FSB ADSTB L<1>	PP1003	OMIT P4MM
10003	1406	1008	707	FSB D L<0>	PP1004	OMIT P4MM
10003	1406	1008	707	FSB DSTB L P<0>	PP1006	OMIT P4MM
10003	1406	1008	707	FSB DINV L<0>	PP1007	OMIT P4MM
10003	1406	1008	707	FSB D L<16>	PP1008	OMIT P4MM
10003	1406	1008	707	FSB DSTB L P<1>	PP1010	OMIT P4MM
10003	1403	1002	707	FSB D L<41>	PP1012	OMIT P4MM
10003	1406	1002	707	FSB DSTB L N<2>	PP1013	OMIT P4MM
10003	1406	1002	707	FSB DINV L<2>	PP1015	OMIT P4MM
10003	1403	1002	707	FSB D L<59>	PP1016	OMIT P4MM
10003	1403	1002	707	FSB DSTB L N<3>	PP1017	OMIT P4MM
10003	1406	1002	707	FSB DINV L<3>	PP1019	OMIT P4MM
10003	1406	1002	707	CPU INIT L	PP1022	OMIT P4MM
10003	1406	1002	707	CPU AZOM L	PP1023	OMIT P4MM
10003	1406	1002	707	CPU IGNNR L	PP1024	OMIT P4MM
10003	1406	1002	707	CPU STCLK L	PP1025	OMIT P4MM
10003	1406	1002	707	CPU INTR	PP1026	OMIT P4MM
10003	1406	1002	707	CPU NMI	PP1027	OMIT P4MM
10003	1406	1002	707	CPU SMI L	PP1028	OMIT P4MM
10003	1406	1002	707	FSB REQ L<0>	PP1029	OMIT P4MM
10003	1406	1002	707	FSB REQ L<1>	PP1030	OMIT P4MM
10003	1406	1002	707	FSB REQ L<2>	PP1031	OMIT P4MM
10003	1406	1002	707	FSB REQ L<3>	PP1032	OMIT P4MM
10003	1406	1002	707	FSB REQ L<4>	PP1033	OMIT P4MM
10003	1406	1002	707	FSB CLK CPU P	PP1034	OMIT P4MM
10003	1406	1002	707	FSB CLK CPU N	PP1035	OMIT P4MM

10003	1406	1008	708	FSB A L<6>	PP1400	OMIT P4MM
10003	1406	1008	708	FSB ADSTB L<0>	PP1401	OMIT P4MM
10003	1406	1008	708	FSB A L<27>	PP1402	OMIT P4MM
10003	1406	1008	708	FSB ADSTB L<1>	PP1403	OMIT P4MM
10003	1403	1004	708	FSB D L<0>	PP1404	OMIT P4MM
10003	1406	1004	708	FSB DSTB L P<0>	PP1406	OMIT P4MM
10003	1406	1004	708	FSB DINV L<0>	PP1407	OMIT P4MM
10003	1403	1004	708	FSB D L<16>	PP1408	OMIT P4MM
10003	1406	1004	708	FSB DSTB L P<1>	PP1410	OMIT P4MM
10003	1403	1002	708	FSB D L<41>	PP1412	OMIT P4MM
10003	1406	1002	708	FSB DSTB L N<2>	PP1413	OMIT P4MM
10003	1406	1002	708	FSB DINV L<2>	PP1415	OMIT P4MM
10003	1403	1002	708	FSB D L<59>	PP1416	OMIT P4MM
10003	1403	1002	708	FSB DSTB L N<3>	PP1417	OMIT P4MM
10003	1406	1002	708	FSB DINV L<3>	PP1419	OMIT P4MM
10003	1406	1002	708	FSB LOCK L	PP1420	OMIT P4MM
10003	1406	1002	708	FSB HIT L	PP1421	OMIT P4MM
10003	1406	1002	708	FSB HITM L	PP1422	OMIT P4MM
10003	1406	1002	708	FSB BNR L	PP1423	OMIT P4MM
10003	2303	1406	1006	FSB BREQ L	PP1424	OMIT P4MM
10003	1406	1006	1006	FSB DBSY L	PP1425	OMIT P4MM
10003	1406	1006	1006	FSB DPWR L	PP1426	OMIT P4MM
10003	1406	1008	708	FSB REQ L<0>	PP1427	OMIT P4MM
10003	1406	1008	708	FSB REQ L<1>	PP1428	OMIT P4MM
10003	1406	1008	708	FSB REQ L<2>	PP1429	OMIT P4MM
10003	1406	1008	708	FSB REQ L<3>	PP1430	OMIT P4MM
10003	1406	1008	708	FSB REQ L<4>	PP1431	OMIT P4MM
10003	70A3	70A	7107	VR PWGOOD DELAY	PP1434	OMIT P4MM

3787	18C3	ENET	RESET L	PP3704	OMIT P4MM				
4102	10203	17C3	PCIE CLK100M FW P	PP4000	OMIT P4MM				
4102	10203	17C3	PCIE CLK100M FW N	PP4001	OMIT P4MM				
41C3	10203	PCIE	FW R2D P	PP4002	OMIT P4MM				
41C3	10203	PCIE	FW R2D N	PP4003	OMIT P4MM				
41A2	783	9C3	FW RESET L	PP4004	OMIT P4MM				
49C8	9D2	SMC	LRSET L	PP4901	OMIT P4MM				
49C3	704	5104	50D4	SMC RESET L	PP4902	OMIT P4MM			
704	103D3	5105	49C8	1983	786	LPC	AD<1>	PP4903	OMIT P4MM

1786	10203	34C8	PCIE	MINI D2R P	PP2105	OMIT P4MM	
1786	10203	34C8	PCIE	MINI D2R N	PP2106	OMIT P4MM	
1786	10203	41C1	PCIE	FW D2R P	PP2132	OMIT P4MM	
1786	10203	41C1	PCIE	FW D2R N	PP2133	OMIT P4MM	
2888	703	4988	PM	SYSRST L	PP2113	OMIT P4MM	
1987	704	5105	49C5	PM	CLKRUN L	PP2114	OMIT P4MM
2006	10283	45C5	SATA	ODD D2R P	PP4904	OMIT P4MM	
2006	10283	45C5	SATA	ODD D2R N	PP4905	OMIT P4MM	
2006	10203	45C5	SATA	HDD D2R P	PP2119	OMIT P4MM	
2006	10203	45C5	SATA	HDD D2R N	PP2120	OMIT P4MM	
5105	49C8	1888	706	LPC	AD<1>	PP2121	OMIT P4MM
103C1	4787	2003	USB	CAMERA P	PP2122	OMIT P4MM	
103C1	4787	2003	USB	CAMERA N	PP2123	OMIT P4MM	
4704	103C3	2003	USB	BT P	PP2126	OMIT P4MM	
4704	103C3	2003	USB	BT N	PP2127	OMIT P4MM	
61C6	51A6	10A83	2183	SPI	CLK R	PP2128	OMIT P4MM
2183	10A83	61B2	51A6	SPI	MISO	PP2129	OMIT P4MM

10103	3104	1587	MEM	A	DQ<7>	PP1442	OMIT P4MM
10103	3102	1587	MEM	A	DQ<14>	PP1443	OMIT P4MM
10103	3184	1587	MEM	A	DQ<16>	PP1444	OMIT P4MM
10103	3104	1507	MEM	A	DQ<25>	PP1445	OMIT P4MM
10103	3187	1507	MEM	A	DQ<47>	PP1447	OMIT P4MM
10103	3147	1507	MEM	A	DQ<59>	PP1449	OMIT P4MM
10103	3104	1505	MEM	A	DQS P<1>	PP1452	OMIT P4MM
10103	3182	1505	MEM	A	DQS P<2>	PP1454	OMIT P4MM
10103	3104	1505	MEM	A	DQS P<3>	PP1456	OMIT P4MM
10103	3187	1505	MEM	A	DQS P<4>	PP1458	OMIT P4MM
10103	3185	1505	MEM	A	DQS P<5>	PP1460	OMIT P4MM
10183	3187	1505	MEM	A	DQS N<6>	PP1463	OMIT P4MM
10183	3204	1583	MEM	B	DQ<6>	PP1466	OMIT P4MM
10183	3204	1583	MEM	B	DQ<8>	PP1467	OMIT P4MM
10183	3284	1503	MEM	B	DQ<23>	PP1468	OMIT P4MM
10183	3204	1503	MEM	B	DQ<25>	PP1469	OMIT P4MM
101A3	3287	1503	MEM	B	DQ<38>	PP1470	OMIT P4MM
101A3	3288	1503	MEM	B	DQ<62>	PP1473	OMIT P4MM
10101	3282	1501	MEM	B	DQS P<2>	PP1478	OMIT P4MM
10101	3204	1501	MEM	B	DQS N<3>	PP1481	OMIT P4MM
10101	3287	1501	MEM	B	DQS N<4>	PP1483	OMIT P4MM
10101	3285	1501	MEM	B	DQS P<5>	PP1484	OMIT P4MM
10101	3285	1501	MEM	B	DQS N<5>	PP1485	OMIT P4MM
10101	3287	1501	MEM	B	DQS P<6>	PP1486	OMIT P4MM
10101	3285	1501	MEM	B	DQS N<7>	PP1489	OMIT P4MM
9C6	10203	86C1	PEG	D2R	P<7>	PP1490	OMIT P4MM
9C6	10203	86C1	PEG	D2R	N<7>	PP1491	OMIT P4MM



5105	5108	5103	601	PP3V3	S5	LPCPLUS	FUNC	TEST-TRUP	
5105	6A4	PP5V	S0	LPCPLUS	FUNC	TEST-TRUP			
5104	10303	1983	LPC	CLK33M	LPCPLUS	FUNC	TEST-TRUP		
103D3	5105	49C8	1983	LPC	AD<0>	FUNC	TEST-TRUP		
103D3	5105	49C8	1983	LPC	AD<1>	FUNC	TEST-TRUP		
103D3	5104	49C8	1983	LPC	AD<2>	FUNC	TEST-TRUP		
103D3	5104	49C8	1983	LPC	AD<3>	FUNC	TEST-TRUP		
5105	49C8	103D3	19C3	LPC	FRAME	L	FUNC	TEST-TRUP	
1987	5105	49C5	708	PM	CLKRUN	L	FUNC	TEST-TRUP	
50D3	4985	5105	SMC	TMS	FUNC	TEST-TRUP			
5105	902	DEBUG	RESET	L	FUNC	TEST-TRUP			
51C5	49C1	SMC	TRST	L	FUNC	TEST-TRUP			
50D3	5105	4985	SMC	TDO	FUNC	TEST-TRUP			
49C1	51C5	SMC	MD1	FUNC	TEST-TRUP				
51C5	50D3	49C5	4988	46D6	SMC	TX	L	FUNC	TEST-TRUP
5104	49C8	1987	LPC	SERIO	FUNC	TEST-TRUP			
50D3	4985	5104	SMC	TDI	FUNC	TEST-TRUP			
50D3	4985	5104	SMC	TCK	FUNC	TEST-TRUP			
49C3	5104	5006	706	SMC	RESET	L	FUNC	TEST-TRUP	
49C1	5104	5006	706	SMC	NMI	FUNC	TEST-TRUP		
50D1	49C5	4988	5104	46D6	SMC	RX	L	FUNC	TEST-TRUP
5104	49C5	19C3	LPC	PWRDWN	L	FUNC	TEST-TRUP		
5104	1887	LPCPLUS	GPIO	FUNC	TEST-TRUP				
5104	51A8	SPI	ALT	CLK	FUNC	TEST-TRUP			
5104	5108	SPI	ALT	CS	L	FUNC	TEST-TRUP		
5108	51A8	SPI	ALT	MOSI	FUNC	TEST-TRUP			
51A8	5105	SPI	ALT	MISO	FUNC	TEST-TRUP			
5104	51C7	SPROM	USE	MLB	FUNC	TEST-TRUP			
		GND	16	TP'S	MIN_ALLOWED_TPS=16				

2888	4988	708	PM	SYSRST	L	FUNC	TEST-TRUP			
50D7	SMC	MANUAL	RST	L	FUNC	TEST-TRUP				
704	784	687	70D3	7081	ALL	SYS	PWRGD	R	FUNC	TEST-TRUP

71C7	4908	IMVP	VR	ON	FUNC	TEST-TRUP	
70A3	71C7	707	VR	PWGOOD	DELAY	FUNC	TEST-TRUP

907	10883	21C3	PM	SLP	S3	L	FUNC	TEST-TRUP			
70D8	50C3	49C5	38D7	10283	21C3	PM	SLP	S4	L	FUNC	TEST-TRUP
704	703	687	70D3	7081	ALL	SYS	PWRGD	R	FUNC	TEST-TRUP	
13C7	1082	1083	14A3	CPU	PWRGD	FUNC	TEST-TRUP				

100A3	13C6	10C6	10C8	XDP	BPM	L<5..0>	FUNC	TEST-TRUP
13C6	TP	XDP	OBSFN	B0	FUNC	TEST-TRUP		
13C6	TP	XDP	OBSFN	B1	FUNC	TEST-TRUP		
13C6	TP	XDP	OBSDATA	B0	FUNC	TEST-TRUP		
13C6	TP	XDP	OBSDATA	B1	FUNC	TEST-TRUP		
13C6	TP	XDP	OBSDATA	B2	FUNC	TEST-TRUP		
13C6	TP	XDP	OBSDATA	B3	FUNC	TEST-TRUP		
13C6	XDP	PWRGD	FUNC	TEST-TRUP				
13C6	19C4	PM	LATRIGGER	L	FUNC	TEST-TRUP		
52D8	106D3							

NC ON UNUSED ALIASES

1806	MCP_TV_DAC_RSET	==	NC_MCP_TV_DAC_RSET	MAKE_BASE=TRUE	NO_TEST=TRUE
1806	MCP_TV_DAC_VREF	==	NC_MCP_TV_DAC_VREF	MAKE_BASE=TRUE	NO_TEST=TRUE
1806	MCP_CLK27M_XTALIN	==	NC_MCP_CLK27M_XTALIN	MAKE_BASE=TRUE	NO_TEST=TRUE
1806	MCP_CLK27M_XTALOUT	==	NC_MCP_CLK27M_XTALOUT	MAKE_BASE=TRUE	NO_TEST=TRUE
1803	CRT_IG_R_C_PR	==	NC_CRT_IG_R_C_PR	MAKE_BASE=TRUE	NO_TEST=TRUE
1803	CRT_IG_G_Y_Y	==	NC_CRT_IG_G_Y_Y	MAKE_BASE=TRUE	NO_TEST=TRUE
1803	CRT_IG_B_COMP_PB	==	NC_CRT_IG_B_COMP_PB	MAKE_BASE=TRUE	NO_TEST=TRUE
1803	CRT_IG_HSYNC	==	NC_CRT_IG_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
1803	CRT_IG_VSYNC	==	NC_CRT_IG_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
1803	TP_MCP_RGB_HSYNC	==	NC_MCP_RGB_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
1803	TP_MCP_RGB_VSYNC	==	NC_MCP_RGB_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
1907	TP_PCI_AD<31..15>	==	NC_PCI_AD<31..15>	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_IRDY_L	==	NC_PCI_IRDY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_C_BE_L<1..0>	==	NC_PCI_C_BE_L<1..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_SERR_L	==	NC_PCI_SERR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_DEVSEL_L	==	NC_PCI_DEVSEL_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_PERR_L	==	NC_PCI_PERR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_LPC_DRO0_L	==	NC_LPC_DRO0_L	MAKE_BASE=TRUE	NO_TEST=TRUE
2103	TP_MCP_BUF_SIO_CLK	==	NC_MCP_BUF_SIO_CLK	MAKE_BASE=TRUE	NO_TEST=TRUE
1606	TP_MEM_A_ODT<3..2>	==	NC_MEM_A_ODT<3..2>	MAKE_BASE=TRUE	NO_TEST=TRUE
1606	TP_MEM_A_CKE<3..2>	==	NC_MEM_A_CKE<3..2>	MAKE_BASE=TRUE	NO_TEST=TRUE
1606	TP_MEM_A_CS_L<3..2>	==	NC_MEM_A_CS_L<3..2>	MAKE_BASE=TRUE	NO_TEST=TRUE
1585	TP_MEM_A_CLK2P	==	NC_MEM_A_CLK2P	MAKE_BASE=TRUE	NO_TEST=TRUE
1585	TP_MEM_A_CLK2N	==	NC_MEM_A_CLK2N	MAKE_BASE=TRUE	NO_TEST=TRUE
1606	TP_MEM_A_CLK3P	==	NC_MEM_A_CLK3P	MAKE_BASE=TRUE	NO_TEST=TRUE
1606	TP_MEM_A_CLK3N	==	NC_MEM_A_CLK3N	MAKE_BASE=TRUE	NO_TEST=TRUE
1606	TP_MEM_A_CLK4P	==	NC_MEM_A_CLK4P	MAKE_BASE=TRUE	NO_TEST=TRUE
1606	TP_MEM_A_CLK4N	==	NC_MEM_A_CLK4N	MAKE_BASE=TRUE	NO_TEST=TRUE
1606	TP_MEM_A_CLK5P	==	NC_MEM_A_CLK5P	MAKE_BASE=TRUE	NO_TEST=TRUE
1606	TP_MEM_A_CLK5N	==	NC_MEM_A_CLK5N	MAKE_BASE=TRUE	NO_TEST=TRUE
1603	TP_MEM_B_CS_L<3..2>	==	NC_MEM_B_CS_L<3..2>	MAKE_BASE=TRUE	NO_TEST=TRUE
1603	TP_MEM_B_ODT<3..2>	==	NC_MEM_B_ODT<3..2>	MAKE_BASE=TRUE	NO_TEST=TRUE
1603	TP_MEM_B_CKE<3..2>	==	NC_MEM_B_CKE<3..2>	MAKE_BASE=TRUE	NO_TEST=TRUE
1581	TP_MEM_B_CLK2P	==	NC_MEM_B_CLK2P	MAKE_BASE=TRUE	NO_TEST=TRUE
1581	TP_MEM_B_CLK2N	==	NC_MEM_B_CLK2N	MAKE_BASE=TRUE	NO_TEST=TRUE
1603	TP_MEM_B_CLK3P	==	NC_MEM_B_CLK3P	MAKE_BASE=TRUE	NO_TEST=TRUE
1603	TP_MEM_B_CLK3N	==	NC_MEM_B_CLK3N	MAKE_BASE=TRUE	NO_TEST=TRUE
1603	TP_MEM_B_CLK4P	==	NC_MEM_B_CLK4P	MAKE_BASE=TRUE	NO_TEST=TRUE
1603	TP_MEM_B_CLK4N	==	NC_MEM_B_CLK4N	MAKE_BASE=TRUE	NO_TEST=TRUE
1603	TP_MEM_B_CLK5P	==	NC_MEM_B_CLK5P	MAKE_BASE=TRUE	NO_TEST=TRUE
1603	TP_MEM_B_CLK5N	==	NC_MEM_B_CLK5N	MAKE_BASE=TRUE	NO_TEST=TRUE

1806	TP_ENET_INTR_L	==	NC_ENET_INTR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1803	TP_ENET_PWDWN_L	==	NC_ENET_PWDWN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
2107	TP_MCP_KBDRSTIN_L	==	NC_MCP_KBDRSTIN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1780	TP_MCP_GPIO_18	==	NC_MCP_GPIO_18	MAKE_BASE=TRUE	NO_TEST=TRUE
2107	TP_MLB_RAM_SIZE	==	NC_MLB_RAM_SIZE	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_C_BE_L<3>	==	NC_PCI_C_BE_L<3>	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_CLK0	==	NC_PCI_CLK0	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_CLK1	==	NC_PCI_CLK1	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_FRAME_L	==	NC_PCI_FRAME_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_GNT0_L	==	NC_MCP_PCI_GNT0_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_GNT1_L	==	NC_PCI_GNT1_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1907	TP_PCI_INTW_L	==	NC_PCI_INTW_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1907	TP_PCI_INTX_L	==	NC_PCI_INTX_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1907	TP_PCI_INTY_L	==	NC_PCI_INTY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1907	TP_PCI_INTZ_L	==	NC_PCI_INTZ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_PAR	==	NC_PCI_PAR	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_RESET1_L	==	NC_PCI_RESET1_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1904	TP_PCI_STOP_L	==	NC_PCI_STOP_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1907	TP_PCI_TRDY_L	==	NC_PCI_TRDY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1703	TP_PCIE_CLK100M_PE4N	==	NC_PCIE_CLK100M_PE4N	MAKE_BASE=TRUE	NO_TEST=TRUE
1703	TP_PCIE_CLK100M_PE4P	==	NC_PCIE_CLK100M_PE4P	MAKE_BASE=TRUE	NO_TEST=TRUE
1781	TP_PCIE_CLK100M_PE5N	==	NC_PCIE_CLK100M_PE5N	MAKE_BASE=TRUE	NO_TEST=TRUE
1781	TP_PCIE_CLK100M_PE5P	==	NC_PCIE_CLK100M_PE5P	MAKE_BASE=TRUE	NO_TEST=TRUE
1781	TP_PCIE_CLK100M_PE6P	==	NC_PCIE_CLK100M_PE6P	MAKE_BASE=TRUE	NO_TEST=TRUE
1704	PCIE_EXCARD_PRSENT_L	==	NC_PCIE_EXCARD_PRSENT_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1706	TP_PE4_CLKREQ_L	==	NC_PE4_CLKREQ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1706	TP_PE4_PRSENT_L	==	NC_PE4_PRSENT_L	MAKE_BASE=TRUE	NO_TEST=TRUE
2107	TP_SB_A20GATE	==	NC_SB_A20GATE	MAKE_BASE=TRUE	NO_TEST=TRUE
2003	TP_USB_10N	==	NC_USB_10N	MAKE_BASE=TRUE	NO_TEST=TRUE
2003	TP_USB_10P	==	NC_USB_10P	MAKE_BASE=TRUE	NO_TEST=TRUE
2003	TP_USB_11N	==	NC_USB_11N	MAKE_BASE=TRUE	NO_TEST=TRUE
2003	TP_USB_11P	==	NC_USB_11P	MAKE_BASE=TRUE	NO_TEST=TRUE
2003	USB_EXCARD_N	==	NC_USB_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
2003	USB_EXCARD_P	==	NC_USB_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE
2103	ODD_PWR_EN_L	==	NC_ODD_PWR_EN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1703	PCIE_CLK100M_EXCARD_P	==	NC_PCIE_CLK100M_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE
1703	PCIE_CLK100M_EXCARD_N	==	NC_PCIE_CLK100M_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
1706	EXCARD_CLKREQ_L	==	NC_EXCARD_CLKREQ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1907	TP_PCI_AD<12..10>	==	NC_PCI_AD<12..10>	MAKE_BASE=TRUE	NO_TEST=TRUE
1907	TP_PCI_AD<8>	==	NC_PCI_AD<8>	MAKE_BASE=TRUE	NO_TEST=TRUE

TESTPOINT ALIAS FOR UNUSED NETS

1785	PCIE_EXCARD_D2R_P	==	TP_PCIE_EXCARD_D2R_P	MAKE_BASE=TRUE
1785	PCIE_EXCARD_D2R_N	==	TP_PCIE_EXCARD_D2R_N	MAKE_BASE=TRUE
1783	PCIE_EXCARD_R2D_C_P	==	TP_PCIE_EXCARD_R2D_C_P	MAKE_BASE=TRUE
1783	PCIE_EXCARD_R2D_C_N	==	TP_PCIE_EXCARD_R2D_C_N	MAKE_BASE=TRUE
7107	VR_PWRGD_CLKEN_L	==	TP_VR_PWRGD_CLKEN_L	MAKE_BASE=TRUE
9004_90A3_006_07D5	LVDS_BKL_ON	==	TP_LVDS_BKL_ON	MAKE_BASE=TRUE

UNUSED INTERNAL USB PORTS

2003	USB_TPAD_N	==	TP_USB_TPAD_N	MAKE_BASE=TRUE
2003	USB_TPAD_P	==	TP_USB_TPAD_P	MAKE_BASE=TRUE
MCP_HAS_INTERNAL_15K_PULL-DOWNS				


UNUSED MEMORY SIGNALS

3105	MEM_A_A<15>	==	TP_MEM_A_A<15>	MAKE_BASE=TRUE
3105	MEM_B_A<15>	==	TP_MEM_B_A<15>	MAKE_BASE=TRUE

TESTPOINT FOR OPTIONAL GMUX JTAG FROM MCP

1785	GMUX_JTAG_TCK_L	==	NC_GMUX_JTAG_TCK_L	MAKE_BASE=TRUE	NO_TEST=TRUE
1785	GMUX_JTAG_TDO	==	NC_GMUX_JTAG_TDO	MAKE_BASE=TRUE	NO_TEST=TRUE
1804	GMUX_JTAG_TDI	==	NC_GMUX_JTAG_TDI	MAKE_BASE=TRUE	NO_TEST=TRUE
1804	GMUX_JTAG_TMS	==	NC_GMUX_JTAG_TMS	MAKE_BASE=TRUE	NO_TEST=TRUE

K51 ONLY STANDOFFS



UNUSED SIGNAL ALIAS/STAND OFF

SYNC_MASTER=K51 SYNC_DATE=04/07/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	8		


SIGNAL ALIAS




PEG Slot Support



DisplayPort / TMDS Support




MCP79 PCIe PRSNT# Straps



USB ALIAS




GROUND ALIAS






Platform Reset Connections



LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



MCP_CPUVDD_EN WILL ASSERT AFTER MCP_PS_PWRGD IS UP



SIGNAL & GND ALIASES


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	9	109




CPU JTAG Support



CPU FSB		
SYNC_MASTER=K50	SYNC_DATE=10/30/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	10		




www.laptop-schematics.com

CPU Power & Ground

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	11	109	


Current numbers from Merom for Santa Rosa EMTS, doc #20905.

CPU VCORE HF AND BULK DECOUPLING
6X 220UF, 32X 22UF 0805


5386 1106 1185 5308 604 =PPVCORE_S0_CPU

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE




LAYOUT NOTE:
PLACE ON BOTTOMSIDE

LAYOUT NOTE:
PLACE NEAR MCP




CPU VCORE VID CONNECTIONS



VCCA (CPU AVdd) DECOUPLING


1186 604 =PP1V5_S0_CPU



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING

5002 1106 1106 1005 604 =PP1V05_S0_CPU




LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	12	109

MCP79-specific pinout



eXtended Debug Port (XDP)

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT		OF
NONE	13		109



25C8 23C3 22D3 14A2 6D4 =PP1V05_S0_MCP_FSB

100B3 50B1 10C0 PM THRMTRIP L
100B3 10C0 CPU FERR L

NO STUFF
R1420 1K 1% 1/16W NP-LP 402
R1421 1K 1% 1/16W NP-LP 402
R1422 1K 1% 1/16W NP-LP 402

R1430 49.9 1% 1/16W NP-LP 402
R1431 49.9 1% 1/16W NP-LP 402
R1435 49.9 1% 1/16W NP-LP 402
R1436 49.9 1% 1/16W NP-LP 402

25C7 PP1V05_S0_MCP_PLL_FSB
270 mA (A01)
206 mA AG27 +V_DLL_DLCELL_AVDD
20 mA AH27 +V_PLL_MCLK
29 mA AG28 +V_PLL_FSB
15 mA AH28 +V_PLL_CPU

100B3 MCP_BCLK_VML_COMP_VDD AH39 BCLK_VML_COMP_VDD
100B3 MCP_BCLK_VML_COMP_GND AH40 BCLK_VML_COMP_GND
100B3 MCP_CPU_COMP_VCC AH43 CPU_COMP_VCC
100B3 MCP_CPU_COMP_GND AH42 CPU_COMP_GND


FSB

Loop-back clock for delay matching.

NO STUFF
R1440 150 1% 1/16W NP-LP 402


MCP CPU Interface		
SYNC_MASTER=K50	SYNC_DATE=10/30/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	14	109	



MCP Memory Interface
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHEET		OF
NONE	15		109



D
C
B
A

D
C
B
A

MCP Memory Misc

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7840	REV. 10
	SCALE NONE	SHEET 16	OF 109


Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP PCIe Interfaces		
SYNC_MASTER=K50	SYNC_DATE=10/30/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	17		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMI products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HPD_DET.
 NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFX at 1.8V
 Dual-channel TMDS: Power +VDD_IPFX at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
 Alias to DVI_HPD for systems using IFP for DVI.
 Alias to GMUX_INT for systems with GMUX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.

MCP Ethernet & Graphics


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	18		



If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
 If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB		
SYNC_MASTER=K50	SYNC_DATE=10/30/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE		SHT	OF
NONE		20	109



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
 For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	21		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


CPU FSB Frequency Straps



BSEL<2..0>	FSB MHz
000	266
001	133
010	200
011	(166)
100	333
101	100
110	(400)
111	(RSVD)


NOTE: () values not supported by MCP79.

Merom/Penryn do not officially support PECI, but it's not clear whether PECI interface is present or not. T12 used pin F6.



Extra FSB Pull-ups

Exist in MRB but not Intel designs. Here for CYA. If found to be necessary, will move to pagel4.csa



Debug: CPU


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	23	109	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0004	2	RES,0.5%,0402	C2574,C2518	IG

MCP Standard Decoupling

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	25	109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5

4


3

2


1

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.





NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0.5%,402	C2610		MXM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0.5%,402	C2616		MXM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0.5%,402	C2641		MXM

D

D

C

C

B

B

A

A

MCP Graphics Support

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	26	109

8

7

6

5


4

3


2

1


RTC Power Sources




RTC Crystal




MCP 25MHz Crystal




Reset Button



PEG POWER ALIAS/OPTION TO GND UNUSED POWER PIN



SATA ALIAS/GROUNDING UNUSED DVDD1 AND AVDD1



SB Misc

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	28	109

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480149	1	RES, 402, 1/16W, 200 OHM, 1%	R2903		VREFMRGN
11680004	1	RES, 402, 1/16W, 0 OHM, 5%	R2903		PRODUCTION
11480149	1	RES, 402, 1/16W, 200 OHM, 1%	R2905		VREFMRGN
11680004	1	RES, 402, 1/16W, 0 OHM, 5%	R2905		PRODUCTION
11480149	1	RES, 402, 1/16W, 200 OHM, 1%	R2909		VREFMRGN
11680004	1	RES, 402, 1/16W, 0 OHM, 5%	R2909		PRODUCTION
11480149	1	RES, 402, 1/16W, 200 OHM, 1%	R2911		VREFMRGN
11680004	1	RES, 402, 1/16W, 0 OHM, 5%	R2911		PRODUCTION

FSB/DDR3 Vref Margining

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	29	109

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

CAPS TO COUPLE MCP 1V5_S0_MEM AND DIMMS 1V5_S3


CAPS TO COUPLE MCP 1V5_S0_MEM ON DIMM A (FURTHER FROM MCP)



CAPS TO COUPLE MCP 1V5_S0_MEM ON DIMM B (CLOSER TO MCP)



EXTRA DECOUPLING CAPS FOR MCP MEM RAIL



MEMORY COUPLING CAPS

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	30	109

8

7

6

5

4

3

2

1


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S0_MEM_VTT_A
 - =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 SO-DIMM Connector A
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



Pre-release

DDR3 Support

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	33	109	





18802 =PP3V3_ENET_PHY
 (43mA typ - 1000base-T)
 (19mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3_ENET_PHY for internal switcher.
 Alias to GND for external 1.05V supply.

If internal switcher is used, must place 1x 22uF &
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

If internal switcher is used, must place inductor within 5mm
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
 If internal switcher is not used, VDDREG and REGOUT can float.

WF: Verify that ENET_RESET_L does not assert when WOL is active.
 If true, RC and 0-ohm resistor should be removed.
 If false, ENET_RESET_L should be removed.


Reserved for EMI
 per Realtek request.

Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)


Ethernet PHY (RTL8211CL)
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	37		


SOURCE SELECT



ENET ALIASES




1.05V ENET FET




RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



3.3V ENET FET



Ethernet & AirPort Support

SYNC_MASTER=K50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	38		

8

7

6

5

4

3

2

1

D

D

C

C



B

B

A

A

NOTE: DELTA RECOMMENDS CENTER-TAP BE FLOATING WHEN USING REALTEK PHY.



ETHERNET CONNECTOR
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	39	109	

8

7

6


5

4

3

2

1



FireWire LLC/PHY (FW643)


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	NONE	SHT	41 OF 109


FW643 1.0V GENERATION



Termination
Place close to FireWire PHY



1394 PHY DATA/STROBE OPTIONS



2ND & 3RD TPA/TPB PAIR UNUSED

- FW_P1_TPBIAS == NC FW_PORT1_TPBIAS
MAKE_BASE=TRUE
NO_TEST=TRUE
- FW_P1_TPA_P == NC FW_PORT1_TPA_P
MAKE_BASE=TRUE
NO_TEST=TRUE
- FW_P1_TPA_N == NC FW_PORT1_TPA_N
MAKE_BASE=TRUE
NO_TEST=TRUE
- FW_P1_TPB_P == NC FW_PORT1_TPB_P
MAKE_BASE=TRUE
NO_TEST=TRUE
- FW_P1_TPB_N == NC FW_PORT1_TPB_N
MAKE_BASE=TRUE
NO_TEST=TRUE
- FW_P2_TPBIAS == NC FW_PORT2_TPBIAS
MAKE_BASE=TRUE
NO_TEST=TRUE
- FW_P2_TPA_P == NC FW_PORT2_TPA_P
MAKE_BASE=TRUE
NO_TEST=TRUE
- FW_P2_TPA_N == NC FW_PORT2_TPA_N
MAKE_BASE=TRUE
NO_TEST=TRUE
- FW_P2_TPB_P == NC FW_PORT2_TPB_P
MAKE_BASE=TRUE
NO_TEST=TRUE
- FW_P2_TPB_N == NC FW_PORT2_TPB_N
MAKE_BASE=TRUE
NO_TEST=TRUE


NOTE: AGERE'S RECOMMENDATION FOR UNUSED PORTS

FW: 1394B MISC

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	42	109




FIREWIRE CONNECTOR
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	43		


SATA PORT A0 FOR HDD



SATA PORT A1 FOR SLIMLINE ODD



SATA Activity LED



Preliminary

SATA Connectors


SYNC_MASTER=k50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT		OF
NONE	45		109

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


K37L (BLUETOOTH) CONNECTOR



CAMERA CONNECTOR



IR RECEIVER




Internal USB Connections

SYNC_MASTER=K51 SYNC_DATE=07/09/2008



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	47	109

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC_PB3:
 SMC_IG_THROTTLE_L for MG systems.
 Otherwise, TP/NC okay (was ISENSE_CAL_EN)




BROKE SYNC FROM T18 ON 7/1/08; K50 NOW MASTER

SMC
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.		SCALE	DRAWING NUMBER	REV.
		NONE	D 051-7840	10
			SHT 49 OF 109	


SMC Reset Button / Brownout Detect




POWER BUTTON
SILK_PART=PWR BTN



SMC Crystal Circuit




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
35381381	35381278		ALL	Interasil 1SL60002-33

HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING



UNUSED TP/NC ALIASES - PORT D - INTERNAL PULLUPS

- 49A8 SMS_Z_AXIS == NC_SMS_Z_AXIS
- 49A8 ALS_LEFT == TP_ALS_LEFT
- 49A8 ALS_RIGHT == TP_ALS_RIGHT
- 49A5 ALS_GAIN == NC_ALS_GAIN
- 49D5 SMC_PM_G2_EN == TP_SMC_PM_G2_EN
- 49C8 SMC_SYS_KBDLED == TP_SMC_SYS_KBDLED
- 49D8 SMC_EXCARD_PWR_EN == TP_SMC_EXCARD_PWR_EN
- 49C8 SMS_ONOFF_L == TP_SMS_ONOFF_L
- 49D8 SMC_RSTGATE_L == TP_SMC_RSTGATE_L
- 49C8 SMC_P24 == TP_SMC_P24
- 49C8 SMC_P26 == TP_SMC_P26
- 49C8 SMC_P41 == TP_SMC_P41
- 49C8 ESTARLDO_EN == TP_ESTARLDO_EN


UNUSED TP/NC ALIASES

- 49C5 SMC_DCIN_ISENSE == SMC_12V_S0_ISENSE
- 49C5 SMC_PBUS_VSENSE == SMC_12V_S0_VSENSE
- 49C5 SMC_BATT_ISENSE == SMC_12V_S5_ISENSE
- 49C5 SMC_NB_MISC_ISENSE == SMC_12V_S5_VSENSE
- 49A8 SMC_X_AXIS == SMC_1V5_S0_VSENSE
- 49A8 SMC_Y_AXIS == SMC_MCP_CORE_VSENSE
- 49A8 SMC_NB_DDR_ISENSE == SMC_1V5_S0_ISENSE
- 49A8 SMC_NB_CORE_ISENSE == SMC_MCP_CORE_ISENSE

MISC. SIGNAL ALIASES


- 49A8 SMC_ANALOG_ID == ADC_TEMP
- 50C3 49B8 SMC GFX_OVERTEMP_L == MXM_ALERT_L
- 49C8 SMC GFX_THROTTLE_L == MXM_PWR_LEVEL
- 49B5 SMC_MCP_SAFE_MODE == MCP_SPKR

SIL: FOR DEVELOPMENT USE ONLY




49B5 SMC_SYS_LED

50C3 50A8 6B4 =PP3V3_S0_SMC_LS




SMC PROCHOT 3.3V LEVEL SHIFTING




SMC & MXM THERMTRIP LEVEL SHIFTING

SMC Support
 SYNC_MASTER=k50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


LPC+SPI Connector



Alternate SPI ROM Support




MCP79 Internal SPI MUX Support



MCP79 Rev A01 requires external MUX, Rev B01 should support internal MUX

SPI Bus Series Resistance Option



LPC+SPI Debug Connector

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT		OF
NONE	51		109



SMBUS CONNECTIONS


SYNC_MASTER=DEREK SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	52	109	

CPU Voltage Sense / Filter




CPU SUPPLY POWER SENSE FILTER




PCPU = VPMON / (17.5 * .0021)

CPU POWER SENSE CALIBRATION CIRCUIT


Switches in fixed load on power supplies to calibrate current sense circuits




MXM PWSRSC VOLTAGE SENSE (SCALING 12V INPUT VOLTAGE TO SMC)




MXM PWSRSC (GPU CORE & MEM) CURRENT SENSE



SMC GPU VSENSE



12V RAILS CURRENT/VOLTAGE SENSE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10750063	1	25 MILLIOHM	R5380	CRITICAL	K50_BETTER
10750111	1	18 MILLIOHM	R5380	CRITICAL	24_INCH_MXM
13250242	1	CAP,0.082UF,402	C5381	CRITICAL	MXM_PWR_SENSE
116S0090	1	RES,10KOHM,5%,402	C5381	CRITICAL	IG

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	RANGE
10750069	1	10 MILLIOHM	R5382	CRITICAL	K50_BETTER	10A
10750112	1	8 MILLIOHM	R5382	CRITICAL	24_INCH_MXM	12.5A
10750070	2	RES,0 OHM,2512	R5381,R5382	CRITICAL	IG	
10750111	1	18 MILLIOHM	R5381	CRITICAL	12V_PWR_SENSE	5.5A
116S0090	2	RES,10KOHM,5%,402	C5383,C5384		IG	
13250080	2	CAP,0.22UF,20%,6.3V,X5R,402	C5383,C5384		12V_PWR_SENSE	


12V_PWR_SENSE SHOULD BE STUFFED FOR MXM CONFIGS
 IG CONFIGS WILL NOT HAVE THE SENSORS, SO CAPS FROM THE RC FILTER BECOME RESISTORS TO GROUND (SO SMC READS 0)
 IG CONFIGS DO NOT NEED 12V POWER SENSE BECAUSE THE CONFIGURATION DOES NOT DRAW CURRENT WHICH APPROACHES THE ADCS SPEC

Current & Voltage Sensing

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHEET	OF
NONE	53	109

8

7

6


5

4

3


2

1




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10480018	1	RES, 2 MILLIOHM, 1206	R5400	CRITICAL	MCP_PWR_SENSE
10180414	1	RES, 0 OHM, 1206, 20MILLIOHM MAX	R5400	CRITICAL	PRODUCTION


1.5V S0 VOLTAGE SENSE



MCP CORE CURRENT SENSE



MCP CORE VOLTAGE SENSE



Pre-Flight

MCP CURRENT AND VOLTAGE SENSE

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	54	109	

8

7

6

5


4

3


2

1


REMOTE THERMAL SENSORS HEATSINKS, AMBIENT, PANEL AND DISKS




CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor



REMOTE THERMAL SENSORS (HEATSINKS AND DISKS)



DIGITAL LCD TEMP SENSOR



BROKE SYNC FROM K50 ON 7/9

Thermal Sensors

SYNC_MASTER=DEREK SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	55		



NOTE: ADDED TO PROTECT SMC

HD AND OD FAN
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	56		



FAN 2

CPU FAN

CPU FAN

SYNC_MASTER=k50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	57	109	

Preliminary



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: MCP79 only issues 'READ' (0x03) commands not 'READ_FAST' (0x0B). Limits SPI bus frequency and part selection.
SST25VF016B max speed for READ command is 25MHz.

SPI ROM

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT OF		
NONE	61 OF 109		

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A


S5 POWER RAIL SEQUENCING



RMGT POWER RAIL SEQUENCING




S3 POWER RAIL SEQUENCING




NOTE: NO SEQUENCING REQUIREMENTS FOR THESE 3 RAILS

S0 POWER RAIL SEQUENCING




STARTUP (BOOT OR WAKE) TIMING



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SHUT DOWN (SHUTDOWN OR SLEEP) TIMING



POWER SEQUENCING BLOCK DIAGRAM

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	69	109

8

7

6

5

4


3

2


1

Power Control Signals

3.3V, 5V S3 enable



MXM POWER SEQUENCE





State	SMC_PM_G2_ENABLE (PORTABLES)	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

www.laptop-schematics.com

www.laptop-schematics.com

PGOOD Comparators




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480341	1	RES,19.1K,1%,402	R7020		MXM

I	Rds(on)	Vgs +/-
IRF7410	13A	7mOHM 8V
IRF7413	9.6A	18mOHM 20V
FDS4435	8.8A	35mOHM 25V
IRF7406	5.8A	70mOHM 20V
IRF6402	3.7A	65mOHM 12V
SI2302	1.6A	115mOHM 8V

APPLE INC.

SIZE D DRAWING NUMBER 051-7840 REV. 10

SCALE NONE SHIT 70 OF 109



These caps are for Q7100

These caps are for Q7102

IMVP6 CPU VCore Regulator

- 55W PENRYN MODT PROCESSORS: 68A CONTINUOUS CURRENT
SET R7116 TO 18.2K; OC TRIP POINT OF 86.8A, WORST CASE MIN OF 76A.

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	71	109

7105	IMVP6_OCSET	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7104	IMVP6_VSUM	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7201	IMVP6_VO	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7104	IMVP6_DROOP	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7185	IMVP6_DFB	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7107	IMVP6_SOFT	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7107	IMVP6_RBIAS	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7187	IMVP6_VDIFF	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7187	IMVP6_FB	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7187	IMVP6_COMP	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7187	IMVP6_VW	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	
7207	IMVP6_FCCM	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM	

7105	IMVP6_PWM1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM	
10803	IMVP6_PHASE1	MIN LINE WIDTH=1.5 MM	MIN NECK WIDTH=0.25 MM	
7104	IMVP6_BOOT1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM	
7104	IMVP6_UGATE1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM	
7104	IMVP6_LGATE1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM	
7201	IMVP6_ISEN1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM	
7105	IMVP6_ISEN2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM	
7181	IMVP6_FET_RC1	MIN LINE WIDTH=0.4 MM	MIN NECK WIDTH=0.25 MM	
72A7	IMVP6_VSUM1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM	
72A7	IMVP6_VO1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM	
7104	IMVP6_BOOT1_RC	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM	

7105	IMVP6_PWM2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM	
10803	IMVP6_PHASE2	MIN LINE WIDTH=1.5 MM	MIN NECK WIDTH=0.25 MM	
7104	IMVP6_BOOT2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM	
7104	IMVP6_UGATE2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM	
7104	IMVP6_LGATE2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM	
7105	IMVP6_ISEN2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM	
7181	IMVP6_FET_RC2	MIN LINE WIDTH=0.4 MM	MIN NECK WIDTH=0.25 MM	
72A7	IMVP6_VSUM2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM	
72A7	IMVP6_VO2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM	
7104	IMVP6_BOOT2_RC	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM	

IMVP6 CPU VCORE REGULATOR



NO TEST FOR CPU VREG, ADDED K2/K3

71A6 71D1	IMVP6_V01	NO_TEST=TRUE
71A4 71A8	IMVP6_V02	NO_TEST=TRUE
72A7 72C7	IMVP6_V03	NO_TEST=TRUE
71A6 71D1	IMVP6_VSUM1	NO_TEST=TRUE
71A4 71A8	IMVP6_VSUM2	NO_TEST=TRUE
72A7 72C7	IMVP6_VSUM3	NO_TEST=TRUE


72C7 71C5	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	414
10B03 72C6	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	420
72C6	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424
72C6	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	424
72C6	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	424
72B1 71C5	IMVP6_VSEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424
72C7	IMVP6_FET_RC3	MIN_LINE_WIDTH=0.4MM	MIN_NECK_WIDTH=0.25 MM	424
72A7 72C7	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424
72A7 72C7	IMVP6_V03	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424
72C7	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424

IMVP6 3RD PHASE

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	72	109

5V S3 REGULATOR



5V_S3 REGULATOR
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	73		

MCP CORE

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



NEED NEW TABLE?

VID<2:0>	Rev A01 Voltage	Rev A01P Voltage	Production Voltage
000	+1.224V	+1.355V	+1.060V
001	+1.158V	+1.243V	+0.994V
010	+1.101V	+1.216V	+0.937V
011	+1.047V	+1.124V	+0.885V
100	+0.996V	+1.065V	+0.830V
101	+0.952V	+0.994V	+0.789V
110	+0.913V	+0.977V	+0.752V
111	+0.876V	+0.917V	+0.719V

(Also A01Q)


MCP CORE REGULATOR
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	74		

8 7 6 5 4 3 2 1

1.5 V DDR SUPPLY

www.laptop-schematics.com



PPDDR_S3_REG
 VOUT = 1.5V
 PEAK = 14.75A
 AVG = 8.33A


STATE	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON
S3	LO	HI	ON	ON	OFF
S5	LO	LO	OFF	OFF	OFF

$$V_{out} = 0.75V * (1 + R_a / R_b)$$

1.5V DDR SUPPLY
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	75		

3.3V S5 AND 1.05 S0 RAILS



INPUT POWER OF 12V_S0

INPUT POWER OF 12V_S5

Vout = 1.058V
6.7A MAX OUTPUT
(R7614 LIMIT)
f = 200 kHz

1V05_S0
K50/K51
POWER BUDGET
PEAK=8.3A
AVE=4.4A

USING 0.5% RES SO RAIL NEVER
LESS THAN 1.025V

$V_{out} = 0.7V * (1 + R_a / R_b)$

SEL A3V3 S5
K50/K51
POWER BUDGET
K50 PEAK=4.94A
K50 AVE=2.18A

EN LDO TIED TO 12V_S5 TO EN LDO FIRST & REGULATOR INTERNAL LOGIC GETS POWER
EN2 (3V3_S5) IS TIED TO VCC, TIED INTERNALLY TO PVCC
TIED EXTERNALLY TO LDO OUT, SO REGULATOR IS ENABLED
AS SOON AS LDO OUTPUT IS GOOD


EN1 (1.05_S0) CONTROLLED SEPARATELY

1.05VS0/3.3V S5 SUPPLIES


SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	76	109



MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.



	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

S3 & S0 FETs

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	78	109	

www.laptop-schematics.com

MCP 1.05V_S5 AUXC SUPPLY



1V05 S5 POWER SUPPLY

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE DRAWING NUMBER REV.

D 051-7840 10

SCALE NONE SHT 79 OF 109


www.laptop-schematics.com

MCP ONLY 1.8V_S0 POWER SUPPLY



1V8 POWER SUPPLY
SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT 80 OF 109		
NONE			



Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP5V_S0_MXM
 - =PPV_S0_MXM_PWRSRC

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - MXM

85C2 84D2 85A6 684 =PP3V3_S0_MXM



MXM
 J8400
 B35P101-111
 F-RT-SM
 (2 OF 4)
 APPLE P/N: 516S0676

MXM
 J8400
 B35P101-111
 F-RT-SM
 (4 OF 4)

=PP3V3_S0_MXM 684 85A6 84D8 85C2

MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.0 A	3.3 W
5V	2.5 A	12.5 W
PWR (7-20V)	UP TO 10 A	PLATFORM DEPENDENT



MXM PCIe, DP & Power
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	84		


Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM


Signal aliases required by this page:
 - =SMB_MXM_THRM_DATA - =PM_MXM_PGOOD_PULLUP
 - =SMB_MXM_THRM_CLK

BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM



MXM I/O		
SYNC_MASTER=k50	SYNC_DATE=10/30/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	85		

SLOTB MXM TX CAPS

SLOTB MXM RX CAPS

10203 9C4	10203 9C4	PEG_R2D_C_N<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	10203 84A8
10203 9C4	10203 9C4	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	10203 84A8

10203 84B8	10203 84B8	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	10203 9C6
10203 84B8	10203 84B8	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	787 10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	787 10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	10203 9C6
10203 84C8	10203 84C8	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	10203 9C6

MXM PCIE CAPS

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	86	109

Page Notes

Power aliases required by this page:
- =PP5V_DP_AUX

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

UNUSED DP INTERFACES

85C9	MXM LVDS A DATA P<3..0>	==	LVDS EG A DATA P<3..0>	107C2 8986 89C6 89D6 90A6 90A8
			MAKE_BASE=TRUE	
85C9	MXM LVDS A DATA N<3..0>	==	LVDS EG A DATA N<3..0>	107C2 8986 89C6 89D6 90A6 90A8
			MAKE_BASE=TRUE	
85C9	MXM LVDS B DATA P<3..0>	==	LVDS EG B DATA P<3..0>	107C2 89A6 89C3 89D3 90A8 90B6
			MAKE_BASE=TRUE	
85C9	MXM LVDS B DATA N<3..0>	==	LVDS EG B DATA N<3..0>	107C2 89A6 89C3 89D3 90A6 90B8
			MAKE_BASE=TRUE	
85C9	MXM LVDS A CLK N	==	LVDS EG A CLK N	8986 107C2
			MAKE_BASE=TRUE	
85C9	MXM LVDS A CLK P	==	LVDS EG A CLK P	8986 107C2
			MAKE_BASE=TRUE	
85C9	MXM LVDS B CLK N	==	LVDS EG B CLK N	89C3 107C2
			MAKE_BASE=TRUE	
85C9	MXM LVDS B CLK P	==	LVDS EG B CLK P	89C3 107C2
			MAKE_BASE=TRUE	
85C6	MXM PNL BL EN	==	LVDS_BKL_ON	6D6 8D3 90A3 90C4
			MAKE_BASE=TRUE	
85C6	MXM PNL PWR EN	==	LVDS EG PANEL PWR	90A3 90B8
			MAKE_BASE=TRUE	
85C6	MXM PNL BL PWM	==	LVDS EG BKL PWM	90D6
			MAKE_BASE=TRUE	
85D8 85A6	MXM LVDS DDC DAT	==	LVDS EG DDC DATA	89A3 90A6
			MAKE_BASE=TRUE	
85D8 85A6	MXM LVDS DDC CLK	==	LVDS EG DDC CLK	89B3 90A8
			MAKE_BASE=TRUE	
84C9	CLK 100M MXM P	==	GPU_CLK100M_PCIE_P	906 102C3
			MAKE_BASE=TRUE	
84C9	CLK 100M MXM N	==	GPU_CLK100M_PCIE_N	906 102C3 7C3
			MAKE_BASE=TRUE	
84C9	MXM RESET L	==	PEG RESET L	902 90D4
			MAKE_BASE=TRUE	

84B5	MXM DP C ML N<0..3>	==	TP MXM DP C ML N<0..3>	MAKE_BASE=TRUE
84B5	MXM DP C ML P<0..3>	==	TP MXM DP C ML P<0..3>	MAKE_BASE=TRUE
84C5	MXM DP C AUX N	==	TP MXM DP C AUX N	MAKE_BASE=TRUE
84C5	MXM DP C AUX P	==	TP MXM DP C AUX P	MAKE_BASE=TRUE
84B5	MXM DP C HPD	==	TP MXM DP C HPD	MAKE_BASE=TRUE
84C5	MXM DP B ML N<0..3>	==	TP MXM DP B ML N<0..3>	MAKE_BASE=TRUE
84C5	MXM DP B ML P<0..3>	==	TP MXM DP B ML P<0..3>	MAKE_BASE=TRUE
84C5	MXM DP B AUX N	==	TP MXM DP B AUX N	MAKE_BASE=TRUE
84C5	MXM DP B AUX P	==	TP MXM DP B AUX P	MAKE_BASE=TRUE
84C5	MXM DP B HPD	==	TP MXM DP B HPD	MAKE_BASE=TRUE

MXM

EXTERNAL DP CONN

THESE ALIASES ARE TO CONFORM WITH K50/K52 SHARED CONNECTOR PAGE

84C5	MXM DP A ML N<0>	==	DP EG ML N<0>	107D2 91D8
			MAKE_BASE=TRUE	
84C5	MXM DP A ML P<0>	==	DP EG ML P<0>	107D2 91C8
			MAKE_BASE=TRUE	
84C5	MXM DP A ML N<1>	==	DP EG ML N<1>	107D2 91C8
			MAKE_BASE=TRUE	
84C5	MXM DP A ML P<1>	==	DP EG ML P<1>	107D2 91C8
			MAKE_BASE=TRUE	
84C5	MXM DP A ML N<2>	==	DP EG ML N<2>	107D2 91B4
			MAKE_BASE=TRUE	
84C5	MXM DP A ML P<2>	==	DP EG ML P<2>	107D2 91B7
			MAKE_BASE=TRUE	
84C5	MXM DP A ML N<3>	==	DP EG ML N<3>	107D2 91C4
			MAKE_BASE=TRUE	
84C5	MXM DP A ML P<3>	==	DP EG ML P<3>	107D2 91C4
			MAKE_BASE=TRUE	
84C5	MXM DP A HPD	==	DP EG HPD	91B4
			MAKE_BASE=TRUE	
84C9	MXM DP A AUX N	==	DP EG AUXCH N	9304 107D2
			MAKE_BASE=TRUE	
84C9	MXM DP A AUX P	==	DP EG AUXCH P	93B4 107D2
			MAKE_BASE=TRUE	

84B5	MXM DP D ML N<0..3>	==	TP MXM DP D ML N<0..3>	MAKE_BASE=TRUE
84B5	MXM DP D ML P<0..3>	==	TP MXM DP D ML P<0..3>	MAKE_BASE=TRUE
84B5	MXM DP D AUX N	==	TP MXM DP D AUX N	MAKE_BASE=TRUE
84B5	MXM DP D AUX P	==	TP MXM DP D AUX P	MAKE_BASE=TRUE
84B5	MXM DP D HPD	==	TP MXM DP D HPD	MAKE_BASE=TRUE

MXM ALIASES

SYNC_MASTER=K50 SYNC_DATE=10/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	87	109



LVDS MUX RESISTORS

SYNC_MASTER=SIJI SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	APPLE INC.	D	DRAWING NUMBER	REV.
	SCALE	SHT	OF	10
		NONE	89	109

INVERTER INTERFACE

6A4=PP3V3_S0_VIDEO ==PP3V3_DDC_LCD 8985 90A8 90D4



INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR


Page Notes

Power aliases required by this page:
 - =PPV_S0_LCD_20INCH
 - =PP3V3_S0_VIDEO
 Signal aliases required by this page:
 (NONE)
 BOM options provided by this page:
 IG, MXM

LCD (LVDS) INTERFACE

6A4=PPV_S0_LCD_24INCH


PANEL POWER SEQUENCING



PLACE NEAR J9002


CRITICAL SDF9000
 STDOFF-4.00D4.6H-1.35-2.4-TH

516S0241
 CRITICAL J9002
 53307-8630



Panel has 4.7K DDC pull-ups
 MXM also has 2.2K pull-ups

CRITICAL SDF9001
 STDOFF-4.00D4.6H-1.35-2.4-TH




INTERNAL DISPLAY CONNS

SYNC_MASTER=SIJI SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT 90 OF 109		
NONE			



PLACE THESE CAPACITORS ATLEAST 1INCH AWAY FROM DP CONNECTOR

DP MUX SUPPORT		
SYNC_MASTER=k50	SYNC_DATE=10/30/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	REV.
NONE	91	109	



DISPLAYPORT SUPPORT

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7840	REV. 10
	SCALE NONE	SHIT 93	OF 109




DisplayPort Connector

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	94	109	



MLB: AUDIO CONNECTOR

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	
NONE	98	109	

8 7 6 5 4 3 2 1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.
 FSB 4X signals / groups shown in signal table on right.
 Signals within each 4x group should be matched within 5 ps of strobe.
 DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
 Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
 DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
 Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
 Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADTSB#s.

FSB 1X signals shown in signal table on right.
 Signals within each 1x group should be matched to CPU clock, +/-1000 mils.
 Design Guide recommends each strobe/signal group is routed on the same layer.
 Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
 SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.175 MM	0.175 MM

NOTE: 7 mil gap is for VCCsense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	0.2 MM	?
CPU_COMP	*	0.6 MM	?
CPU_GTLREF	*	0.6 MM	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	0.6 MM	?

SR DG recommends at least 25 mils, >50 mils preferred

MOST CPU SIGNALS WITH IMPEDANCE REQUIREMENTS ARE 50-OHM SINGLE-ENDED.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
 SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
FSB_DATA_GROUP0_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<0>	707 708 1004 1403
FSB_DATA_GROUP1_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<15..1>	1004 1403
FSB_DATA_GROUP0_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB DINV L<0>	707 708 1004 1406
FSB_DATA_GROUP1_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB DINV L<1>	1084 1406
FSB_DATA_GROUP2_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<16>	707 708 1004 1403
FSB_DATA_GROUP3_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<31..17>	1084 1004 1403 1403
FSB_DATA_GROUP4_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<32..18>	1084 1004 1403 1403
FSB_DATA_GROUP5_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<47..42>	1002 1483 1403
FSB_DATA_GROUP6_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<48..49>	1082 1002 1483
FSB_DATA_GROUP7_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<59>	707 708 1082 1483
FSB_DATA_GROUP8_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<63..60>	1082 1483
FSB_DATA_GROUP9_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<64..61>	1082 1483
FSB_DATA_GROUP10_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<65..62>	1082 1483
FSB_DATA_GROUP11_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<66..63>	1082 1483
FSB_DATA_GROUP12_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<67..64>	1082 1483
FSB_DATA_GROUP13_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<68..65>	1082 1483
FSB_DATA_GROUP14_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<69..66>	1082 1483
FSB_DATA_GROUP15_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<70..67>	1082 1483
FSB_DATA_GROUP16_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<71..68>	1082 1483
FSB_DATA_GROUP17_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<72..69>	1082 1483
FSB_DATA_GROUP18_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<73..70>	1082 1483
FSB_DATA_GROUP19_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<74..71>	1082 1483
FSB_DATA_GROUP20_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<75..72>	1082 1483
FSB_DATA_GROUP21_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<76..73>	1082 1483
FSB_DATA_GROUP22_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<77..74>	1082 1483
FSB_DATA_GROUP23_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<78..75>	1082 1483
FSB_DATA_GROUP24_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<79..76>	1082 1483
FSB_DATA_GROUP25_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<80..77>	1082 1483
FSB_DATA_GROUP26_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<81..78>	1082 1483
FSB_DATA_GROUP27_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<82..79>	1082 1483
FSB_DATA_GROUP28_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<83..80>	1082 1483
FSB_DATA_GROUP29_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<84..81>	1082 1483
FSB_DATA_GROUP30_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<85..82>	1082 1483
FSB_DATA_GROUP31_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<86..83>	1082 1483
FSB_DATA_GROUP32_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<87..84>	1082 1483
FSB_DATA_GROUP33_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<88..85>	1082 1483
FSB_DATA_GROUP34_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<89..86>	1082 1483
FSB_DATA_GROUP35_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<90..87>	1082 1483
FSB_DATA_GROUP36_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<91..88>	1082 1483
FSB_DATA_GROUP37_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<92..89>	1082 1483
FSB_DATA_GROUP38_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<93..90>	1082 1483
FSB_DATA_GROUP39_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<94..91>	1082 1483
FSB_DATA_GROUP40_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<95..92>	1082 1483
FSB_DATA_GROUP41_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<96..93>	1082 1483
FSB_DATA_GROUP42_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<97..94>	1082 1483
FSB_DATA_GROUP43_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<98..95>	1082 1483
FSB_DATA_GROUP44_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<99..96>	1082 1483
FSB_DATA_GROUP45_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<100..97>	1082 1483
FSB_DATA_GROUP46_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<101..98>	1082 1483
FSB_DATA_GROUP47_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<102..99>	1082 1483
FSB_DATA_GROUP48_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<103..100>	1082 1483
FSB_DATA_GROUP49_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<104..101>	1082 1483
FSB_DATA_GROUP50_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<105..102>	1082 1483
FSB_DATA_GROUP51_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<106..103>	1082 1483
FSB_DATA_GROUP52_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<107..104>	1082 1483
FSB_DATA_GROUP53_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<108..105>	1082 1483
FSB_DATA_GROUP54_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<109..106>	1082 1483
FSB_DATA_GROUP55_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<110..107>	1082 1483
FSB_DATA_GROUP56_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<111..108>	1082 1483
FSB_DATA_GROUP57_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<112..109>	1082 1483
FSB_DATA_GROUP58_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<113..110>	1082 1483
FSB_DATA_GROUP59_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<114..111>	1082 1483
FSB_DATA_GROUP60_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<115..112>	1082 1483
FSB_DATA_GROUP61_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<116..113>	1082 1483
FSB_DATA_GROUP62_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<117..114>	1082 1483
FSB_DATA_GROUP63_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<118..115>	1082 1483
FSB_DATA_GROUP64_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<119..116>	1082 1483
FSB_DATA_GROUP65_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<120..117>	1082 1483
FSB_DATA_GROUP66_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<121..118>	1082 1483
FSB_DATA_GROUP67_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<122..119>	1082 1483
FSB_DATA_GROUP68_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<123..120>	1082 1483
FSB_DATA_GROUP69_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<124..121>	1082 1483
FSB_DATA_GROUP70_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<125..122>	1082 1483
FSB_DATA_GROUP71_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<126..123>	1082 1483
FSB_DATA_GROUP72_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<127..124>	1082 1483
FSB_DATA_GROUP73_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<128..125>	1082 1483
FSB_DATA_GROUP74_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<129..126>	1082 1483
FSB_DATA_GROUP75_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<130..127>	1082 1483
FSB_DATA_GROUP76_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<131..128>	1082 1483
FSB_DATA_GROUP77_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<132..129>	1082 1483
FSB_DATA_GROUP78_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<133..130>	1082 1483
FSB_DATA_GROUP79_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<134..131>	1082 1483
FSB_DATA_GROUP80_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<135..132>	1082 1483
FSB_DATA_GROUP81_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<136..133>	1082 1483
FSB_DATA_GROUP82_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<137..134>	1082 1483
FSB_DATA_GROUP83_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<138..135>	1082 1483
FSB_DATA_GROUP84_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<139..136>	1082 1483
FSB_DATA_GROUP85_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<140..137>	1082 1483
FSB_DATA_GROUP86_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<141..138>	1082 1483
FSB_DATA_GROUP87_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<142..139>	1082 1483
FSB_DATA_GROUP88_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<143..140>	1082 1483
FSB_DATA_GROUP89_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<144..141>	1082 1483
FSB_DATA_GROUP90_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<145..142>	1082 1483
FSB_DATA_GROUP91_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<146..143>	1082 1483
FSB_DATA_GROUP92_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<147..144>	1082 1483
FSB_DATA_GROUP93_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<148..145>	1082 1483
FSB_DATA_GROUP94_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<149..146>	1082 1483
FSB_DATA_GROUP95_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<150..147>	1082 1483
FSB_DATA_GROUP96_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<151..148>	1082 1483
FSB_DATA_GROUP97_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<152..149>	1082 1483
FSB_DATA_GROUP98_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<153..150>	1082 1483
FSB_DATA_GROUP99_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<154..151>	1082 1483
FSB_DATA_GROUP100_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<155..152>	1082 1483
FSB_DATA_GROUP101_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<156..153>	1082 1483
FSB_DATA_GROUP102_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<157..154>	1082 1483
FSB_DATA_GROUP103_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<158..155>	1082 1483
FSB_DATA_GROUP104_PP	FSB_50S	FSB_DATA	FSB_DATA	FSB D L<159..156>	1082 1483

8

7

6

5

4

3

2

1

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_40S, MEM_40S_VDD, MEM_70D, MEM_70D_VDD.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2MEM, MEM_CTRL2CTRL, MEM_CTRL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DATA2DATA, MEM_DATA2MEM, MEM_DQS2MEM, MEM_2OTHER.

Memory Bus Spacing Group Assignments

Two tables showing assignments for NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, and SPACING_RULE_SET. Includes assignments for MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Two tables showing assignments for NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, and SPACING_RULE_SET. Includes assignments for MEM_CTRL, MEM_DATA, MEM_CMD, MEM_DQS.

Two tables showing assignments for NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, and SPACING_RULE_SET. Includes assignments for MEM_DQS, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_2OTHER.

Need to support MEM_*-style wildcards!

DDR2: DQ signals should be matched within 20 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement. All DQS pairs should be matched within 100 ps of clocks. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps. A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3: DQ signals should be matched within 5 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps. No DQS to clock matching requirement. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps. A/BA/cmd signals should be matched within 5 ps of CLK pairs. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

MCP MEM COMP Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes MCP_MEM_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes MCP_MEM_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

Large table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various memory signals like MEM_A_CLK, MEM_A_CMD, MEM_A_DO_BVTR0, etc., with their properties.

Memory Net Properties

Table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists memory signals like MEM_B_DQS0, MEM_B_DQS1, MEM_B_DQS2, etc., with their properties.

Memory Constraints

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, COUNT. Values include 10, 051-7840, 10, NONE, 101, OF, 109.

8

7

6

5

4

3

2

1

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCI_E_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_E	*	=3X_DIELECTRIC	?
CLK_PCI_E	*	0.5 MM	?
MCP_PEX_COMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	PCI_E_90D	PCI_E	PEG_R2D_C_P<15..0>
	PCI_E_90D	PCI_E	PEG_R2D_C_N<15..0>
	PCI_E_90D	PCI_E	PEG_D2R_P<15..0>
	PCI_E_90D	PCI_E	PEG_D2R_N<15..0>
	PCI_E_90D	PCI_E	MMX_PCI_E_R2D_P<15..0>
	PCI_E_90D	PCI_E	MMX_PCI_E_R2D_N<15..0>
	PCI_E_90D	PCI_E	MMX_PCI_E_D2R_P<7..0>
	PCI_E_90D	PCI_E	MMX_PCI_E_D2R_P<8>
	PCI_E_90D	PCI_E	MMX_PCI_E_D2R_P<15..9>
	PCI_E_90D	PCI_E	MMX_PCI_E_D2R_N<15..0>
	PCI_E_90D	PCI_E	PCI_E_MINI_R2D_P
	PCI_E_90D	PCI_E	PCI_E_MINI_R2D_N
	PCI_E_90D	PCI_E	PCI_E_MINI_R2D_C_P
	PCI_E_90D	PCI_E	PCI_E_MINI_R2D_C_N
	PCI_E_90D	PCI_E	PCI_E_MINI_D2R_P
	PCI_E_90D	PCI_E	PCI_E_MINI_D2R_N
	PCI_E_90D	PCI_E	PCI_E_FW_R2D_P
	PCI_E_90D	PCI_E	PCI_E_FW_R2D_N
	PCI_E_90D	PCI_E	PCI_E_FW_R2D_C_P
	PCI_E_90D	PCI_E	PCI_E_FW_R2D_C_N
	PCI_E_90D	PCI_E	PCI_E_FW_D2R_P
	PCI_E_90D	PCI_E	PCI_E_FW_D2R_N
	PCI_E_90D	PCI_E	PCI_E_FW_D2R_C_P
	PCI_E_90D	PCI_E	PCI_E_FW_D2R_C_N
	PCI_E_90D	PCI_E	GPU_CLK100M_PCI_E_P
	PCI_E_90D	PCI_E	GPU_CLK100M_PCI_E_N
	PCI_E_90D	PCI_E	PCI_E_CLK100M_MINI_P
	PCI_E_90D	PCI_E	PCI_E_CLK100M_MINI_N
	PCI_E_90D	PCI_E	PCI_E_CLK100M_FW_P
	PCI_E_90D	PCI_E	PCI_E_CLK100M_FW_N
	MCP_PEX_COMP	MCP_PEX_COMP	MCP_HDMI_RSET
	MCP_PEX_COMP	MCP_PEX_COMP	MCP_HDMI_VPROBE
	MCP_PEX_COMP	MCP_PEX_COMP	MCP_PEX_CLK_COMP
	MCP_PEX_COMP	MCP_PEX_COMP	MCP_IPFAB_RSET
	MCP_PEX_COMP	MCP_PEX_COMP	MCP_IPFAB_VPROBE
	SATA_100D	SATA	SATA_HDD_R2D_C_P
	SATA_100D	SATA	SATA_HDD_R2D_C_N
	SATA_100D	SATA	SATA_HDD_R2D_P
	SATA_100D	SATA	SATA_HDD_R2D_N
	SATA_100D	SATA	SATA_HDD_D2R_P
	SATA_100D	SATA	SATA_HDD_D2R_N
	SATA_100D	SATA	SATA_HDD_D2R_C_P
	SATA_100D	SATA	SATA_HDD_D2R_C_N
	SATA_100D	SATA	SATA_ODD_R2D_C_P
	SATA_100D	SATA	SATA_ODD_R2D_C_N
	SATA_100D	SATA	SATA_ODD_R2D_P
	SATA_100D	SATA	SATA_ODD_R2D_N
	SATA_100D	SATA	SATA_ODD_D2R_P
	SATA_100D	SATA	SATA_ODD_D2R_N
	SATA_100D	SATA	SATA_ODD_D2R_C_P
	SATA_100D	SATA	SATA_ODD_D2R_C_N
	MCP_SATA_TERM	MCP_SATA_TERM	MCP_SATA_TERM
	PM_SLP_S3_L		PM_SLP_S3_L
	PM_SLP_S4_L		PM_SLP_S4_L

MCP Constraints 1
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER 051-7840 REV. 10
 SCALE NONE SHEET 102 OF 109

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?
MCP_HDA_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L	783 1902 1907
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	783 1902 1907
PCI_CLK33M_MCP	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP_R	1905
LPC_AD	LPC_55S	LPC	PCI_CLK33M_MCP	1905
LPC_AD_2PP	LPC_55S	LPC	LPC_AD<0>	1983 4908 5104 704
LPC_AD	LPC_55S	LPC	LPC_AD<1>	788 704 1983 4908 5104 704
LPC_AD	LPC_55S	LPC	LPC_AD<3..2>	1983 4908 5104 704
LPC_AD	LPC_55S	LPC	LPC_AD_E<3..0>	1985
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	1903 704 4908 5104
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_PU	5102
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_R_L	1905 5101
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	1903 904
LPC_CLK33M	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R	1983 984
LPC_CLK33M	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC	982 4908
MCP_USB_CLK	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS	982 704 5104
MCP_USB_CLK	CLK_LPC_55S	CLK_LPC	PM_CLK32K_SUSCLK_R	2183 984
MCP_USB_CLK	CLK_LPC_55S	CLK_LPC	PM_CLK32K_SUSCLK	982 4905
MCP_USB_RBIAS	MCP_USB_RBIAS	USB	MCP_USB_RBIAS_GND	2004
USB_EXT	USB_90D	USB	USB_EXT_A_P	2003 46A7
USB_EXT	USB_90D	USB	USB_EXT_A_N	2003 46A7
USB_EXT	USB_90D	USB	USB_PORT0_P	46A5
USB_EXT	USB_90D	USB	USB_PORT0_N	46A5
USB_EXT	USB_90D	USB	USB_EXTB_P	2003 46B6
USB_EXT	USB_90D	USB	USB_EXTB_N	2003 46B6
USB_EXT	USB_90D	USB	USB_PORT1_P	46B5
USB_EXT	USB_90D	USB	USB_PORT1_N	46B5
USB_EXT	USB_90D	USB	USB_EXTC_P	2003 46B3
USB_EXT	USB_90D	USB	USB_EXTC_N	2003 46B3
USB_EXT	USB_90D	USB	USB_PORT2_P	46B2
USB_EXT	USB_90D	USB	USB_PORT2_N	46B2
USB_EXT_MUXEN	USB_90D	USB	USB_EXTD_P	2003 46D5
USB_EXT_MUXEN	USB_90D	USB	USB_EXTD_N	2003 46D5
USB_D_MUXED	USB_90D	USB	USB_D_MUXED_P	46D4
USB_D_MUXED	USB_90D	USB	USB_D_MUXED_N	46D4
USB_MINI	USB_90D	USB	USB_PORT3_P	46D3
USB_MINI	USB_90D	USB	USB_PORT3_N	46D3
USB_MINI	USB_90D	USB	USB_MINI_P	2003 34B3
USB_MINI	USB_90D	USB	USB_MINI_N	2003 34B3
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	788 2003 47B7
USB_CAMERA	USB_90D	USB	USB_CAMERA_N	788 2003 47B7
USB_CAMERA	USB_90D	USB	USB_CAMERA_L_P	47B6
USB_CAMERA	USB_90D	USB	USB_CAMERA_L_N	47B6
USB_BT_PP	USB_90D	USB	USB_BT_P	788 2003 47D4
USB_BT_PP	USB_90D	USB	USB_BT_N	788 2003 47D4
USB_IR	USB_90D	USB	USB_IR_P	2003 47B4
USB_IR	USB_90D	USB	USB_IR_N	2003 47B4
USB_IR	USB_90D	USB	USB_IR_L_P	47B3
USB_IR	USB_90D	USB	USB_IR_L_N	47B3
SPI_CLK	MCP_50S	SPI	SPI_CLK_R	788 2183 51A6 6106
SPI_CLK	MCP_50S	SPI	SPI_CLK	6105
SPI_MOSI	MCP_50S	SPI	SPI_MOSI_R	2183 51A6 6102
SPI_MOSI	MCP_50S	SPI	SPI_MOSI	6104
SPI_MISO	MCP_50S	SPI	SPI_MISO_R	788 51A6 61B2 2183
SPI_MISO	MCP_50S	SPI	SPI_MISO	61B4
SPI_CS0	MCP_50S	SPI	SPI_CS0_R_L	2183 5106
SPI_CS0	MCP_50S	SPI	SPI_CS0_L	5107
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	2102 9806
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK_R	2104 21A7
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	2102 9806
HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L	2104 21A7
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	2102 9806
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R	2104 21A7
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	2102 9806
HDA_SYNC	HDA_55S	HDA	HDA_SYNC_R	2104 21A7

MCP Constraints 2

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	103	109

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

RTL8211CLGR (ETHERNET PHY) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	1806
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	1806
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	1803 3883
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	3882 3786
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO	1803 3786
ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC	1803 3786
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M_RXCLK	3701 1806
	ENET_MII_55S	ENET_MII	ENET CLK125M_RXCLK_R	3704
ENET_RXD	ENET_MII_55S	ENET_MII	ENET RXD<0>	3701 1806
	ENET_MII_55S	ENET_MII	ENET RXD_R<0>	3704
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<3..1>	3701 1806
	ENET_MII_55S	ENET_MII	ENET RXD_R<3..1>	3704
ENET_RXD	ENET_MII_55S	ENET_MII	ENET RX_CTRL	3781 1806
	ENET_MII_55S	ENET_MII	ENET RXCTL_R	3784
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M_TXCLK	1803 3706
ENET_TXD	ENET_MII_55S	ENET_MII	ENET TXD<0>	1803 3706
	ENET_MII_55S	ENET_MII	ENET TXD<3..1>	1803 3706
ENET_TXD	ENET_MII_55S	ENET_MII	ENET TX_CTRL	1803 3786
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	3783 3905 3906 3907 3908
	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	3783 3905 3906 3907 3908
	ENET_MDI_100D	ENET_MDI	ENET MDI T P<3..0>	3901 3944 3945
	ENET_MDI_100D	ENET_MDI	ENET MDI T N<3..0>	3901 3901 3944 3945

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D
C
B
A

D
C
B
A

Ethernet Constraints
 SYNC_MASTER=K50 SYNC_DATE=10/30/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
	SCALE	SHT	OF
	NONE	104	109

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	
		PHYSICAL	SPACING
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P
	FW_110D	FW_TP	FW_PORT0_TPA_N
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P
	FW_110D	FW_TP	FW_PORT0_TPB_N
PORT 1 & 2 NOT USED			

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Preliminary

FireWire Constraints

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	105	109

8

7

6

5

4

3

2

1

D

C

B

A

D

C

B

A

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMB_55S	030A	030A	SMBUS_SMC_A_S3_SCL	5202
SMB_55S	030A	030A	SMBUS_SMC_A_S3_SDA	5202
SMB_55S	030A	030A	SMBUS_SMC_B_S0_SCL	5205
SMB_55S	030A	030A	SMBUS_SMC_B_S0_SDA	5205
SMB_55S	030A	030A	SMBUS_SMC_O_S0_SCL	5205
SMB_55S	030A	030A	SMBUS_SMC_O_S0_SDA	5205
SMB_55S	030A	030A	SMBUS_SMC_BSA_SCL	5202
SMB_55S	030A	030A	SMBUS_SMC_BSA_SDA	5202
SMB_55S	030A	030A	SMBUS_SMC_MGMT_SCL	10403 5202
SMB_55S	030A	030A	SMBUS_SMC_MGMT_SDA	10403 5202
SMB_55S	030A	030A	SMBUS_SMC_MGMT_SCL	10403 5202
SMB_55S	030A	030A	SMBUS_SMC_MGMT_SDA	10403 5202
SMB_55S	030A	030A	SMBUS_MCP_O_CLK	1386 21C3 7A4 5208
SMB_55S	030A	030A	SMBUS_MCP_O_DATA	1386 21C3 7A4 5208

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Preliminary

SMC Constraints

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	106	109

8

7

6

5

4

3

2

1

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	0.5 MM	0.5 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
DP_ML_MXM3	DP_100D	DISPLAYPORT	DP EG ML P<3..0>	8785	9187 9104 9108
DP_ML_MXM3	DP_100D	DISPLAYPORT	DP IG ML P<3..0>	906	9187 9188 9104 9108
DP_ML_MXM3	DP_100D	DISPLAYPORT	DP EG ML N<3..0>	8785	9188 9104 9108 9108
DP_ML_MXM3	DP_100D	DISPLAYPORT	DP IG ML N<3..0>	906	9188 9108 9104 9108
DP_ML_MXM3	DP_100D	DISPLAYPORT	DP ML P<3..0>	9185	9102 9105 9488 9401 9408
DP_ML_MXM3	DP_100D	DISPLAYPORT	DP ML N<3..0>	9185	9102 9105 9105 9488 9401 9408
DP_ML_MXM3	DP_100D	DISPLAYPORT	DP ML CONN P<3..0>	9404	9405
DP_ML_MXM3	DP_100D	DISPLAYPORT	DP ML CONN N<3..0>	9404	9405
DP_IG_AUX_CH	DP_100D	DISPLAYPORT	DP IG AUX CH P	1886	9308
DP_IG_AUX_CH	DP_100D	DISPLAYPORT	DP IG AUX CH N	1886	9308
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH SW P	9306	
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH SW N	9305	
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C P	9302	9304 9402
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C N	9302	9304 9402
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUXCH P	8746	9304
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUXCH N	8746	9304
LVDS_A_CLK_MXM3	LVDS_100D	LVDS	LVDS IG A CLK P	1883	8988
LVDS_A_CLK_MXM3	LVDS_100D	LVDS	LVDS IG A CLK N	1883	8988
LVDS_A_DATA_MXM3	LVDS_100D	LVDS	LVDS IG A DATA P<3..0>	1883	8988 8908 8908
LVDS_A_DATA_MXM3	LVDS_100D	LVDS	LVDS IG A DATA N<3..0>	1883	8988 8908 8908
LVDS_B_CLK_MXM3	LVDS_100D	LVDS	LVDS IG B CLK P	1883	8905
LVDS_B_CLK_MXM3	LVDS_100D	LVDS	LVDS IG B CLK N	1883	8905
LVDS_B_DATA_MXM3	LVDS_100D	LVDS	LVDS IG B DATA P<3..0>	1883	8908 8905 8905
LVDS_B_DATA_MXM3	LVDS_100D	LVDS	LVDS IG B DATA N<3..0>	1883	8908 8905 8905
LVDS_A_CLK_MXM3	LVDS_100D	LVDS	LVDS EG A CLK P	8705	8986
LVDS_A_CLK_MXM3	LVDS_100D	LVDS	LVDS EG A CLK N	8705	8986
LVDS_A_DATA_MXM3	LVDS_100D	LVDS	LVDS EG A DATA P<3..0>	8705	8986 8906 8906 9046 9048
LVDS_A_DATA_MXM3	LVDS_100D	LVDS	LVDS EG A DATA N<3..0>	8705	8986 8906 8906 9046 9048
LVDS_B_CLK_MXM3	LVDS_100D	LVDS	LVDS EG B CLK P	8705	8903
LVDS_B_CLK_MXM3	LVDS_100D	LVDS	LVDS EG B CLK N	8705	8903
LVDS_B_DATA_MXM3	LVDS_100D	LVDS	LVDS EG B DATA P<3..0>	8705	8906 8903 8903 9048 9086
LVDS_B_DATA_MXM3	LVDS_100D	LVDS	LVDS EG B DATA N<3..0>	8705	8906 8903 8903 9046 9086
	LVDS_100D	LVDS	LVDS EG A CLK L P	8985	9048
	LVDS_100D	LVDS	LVDS EG A CLK L N	8985	9048
	LVDS_100D	LVDS	LVDS EG B CLK L P	8902	9048
	LVDS_100D	LVDS	LVDS EG B CLK L N	8902	9048

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

GRAPHICS CONSTRAINTS

SYNC_MASTER=K50 SYNC_DATE=09/03/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	REV.
NONE	107	109	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PPDDR_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PPDDR_MEM	*	PWR_P2MM
MEM_CMD	PPDDR_MEM	*	PWR_P2MM
MEM_CTRL	PPDDR_MEM	*	PWR_P2MM
MEM_DATA	PPDDR_MEM	*	PWR_P2MM
MEM_DQS	PPDDR_MEM	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_OFLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	600 MIL	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	600 MIL	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	600 MIL	VERRIDE	VERRIDE
PCIE_90D_OVERRIDE	TOP	VERRIDE	VERRIDE	VERRIDE	500 MIL	VERRIDE	VERRIDE
USB_90D_OVERRIDE	TOP	VERRIDE	VERRIDE	VERRIDE	500 MIL	VERRIDE	VERRIDE
MCP_IV_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_MEM_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_MII_COMP_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_USB_RBIA_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_IV_COMP_OVERRIDE	*	VERRIDE	VERRIDE	0.25 MM	250 MIL	VERRIDE	VERRIDE
CPU_27F4S_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM	100 MIL	VERRIDE	VERRIDE

K50/K51 SPECIFIC NET PROPERTIES


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
		PPDDR_MEM	=PP1V5_S3 MEM A	603 31A6 3107	
		PPDDR_MEM	=PP1V5_S3 MEM B	603 32A5 3207	
		SWITCHNODE	IMVP6 PHASE1	7104 71A6	
		SWITCHNODE	IMVP6 PHASE2	7104 71A4	
		SWITCHNODE	IMVP6 PHASE3	7206 72A7	
		SWITCHNODE	1V8 SW	8005	
		SWITCHNODE	1V05S5 SW	7905	
		SWITCHNODE	F1V05S0 PHASE	7606	
		SWITCHNODE	3V3S5 SW	7603	
		SWITCHNODE	5V3S SW	7305	
		SWITCHNODE	MPCORES0 PHASE	7405	
	THERM_DIFF	THERM_DIFF	THERMAL	SNS T DP1 DN6	55A8 55D6 55B8
	THERM_DIFF	THERM_DIFF	THERMAL	SNS T DN1 DP6	55A8 55D6 55B8
	THERM_DIFF	THERM_DIFF	THERMAL	SNS T DP2 DN3	55A8 55D6 55C8
	THERM_DIFF	THERM_DIFF	THERMAL	SNS T DN2 DP3	55A8 55D6 55C8
	THERM_DIFF	THERM_DIFF	THERMAL	CPU THERMD P	10C6 55D4
	THERM_DIFF	THERM_DIFF	THERMAL	CPU THERMD N	10C6 55D4
	THERM_DIFF	THERM_DIFF	THERMAL	SNS T DP4 DN5	55A8 55B6 55B8
	THERM_DIFF	THERM_DIFF	THERMAL	SNS T DN4 DP5	55A8 55B6 55B8
	THERM_DIFF	THERM_DIFF	THERMAL	MCP THMDIODE P	21C3 55C4
	THERM_DIFF	THERM_DIFF	THERMAL	MCP THMDIODE N	21C3 55C4
	THERM_DIFF	THERM_DIFF	THERMAL	MCPTHMSNS D2 P	55B3
	THERM_DIFF	THERM_DIFF	THERMAL	MCPTHMSNS D2 N	55B3
	THERM_DIFF	THERM_DIFF	THERMAL	MXM PWRSRC SENSOR P	53C4
	THERM_DIFF	THERM_DIFF	THERMAL	MXM PWRSRC SENSOR N	53C4
	THERM_DIFF	THERM_DIFF	THERMAL	SENSE 12V S0 P	53B3 53B4
	THERM_DIFF	THERM_DIFF	THERMAL	SENSE 12V S0 N	53B3 53B4
	THERM_DIFF	THERM_DIFF	THERMAL	SENSE 12V S5 P	53B3 53C4
	THERM_DIFF	THERM_DIFF	THERMAL	SENSE 12V S5 N	53B3 53C4
	THERM_DIFF	THERM_DIFF	THERMAL	SENSE 1V5 S0 P	54D6
	THERM_DIFF	THERM_DIFF	THERMAL	SENSE 1V5 S0 N	54D6
	THERM_DIFF	THERM_DIFF	THERMAL	SNS LCD P	55C7
	THERM_DIFF	THERM_DIFF	THERMAL	SNS LCD N	55C7
	THERM_DIFF	THERM_DIFF	THERMAL	SNS ODD P	55D7
	THERM_DIFF	THERM_DIFF	THERMAL	SNS ODD N	55D7
	THERM_DIFF	THERM_DIFF	THERMAL	SNS CPU H P	55B7
	THERM_DIFF	THERM_DIFF	THERMAL	SNS CPU H N	55B7
	THERM_DIFF	THERM_DIFF	THERMAL	SNS HDD P	55D6
	THERM_DIFF	THERM_DIFF	THERMAL	SNS HDD N	55D6
	THERM_DIFF	THERM_DIFF	THERMAL	HDD OOB TEMP FILT	55D6
	THERM_DIFF	THERM_DIFF	THERMAL	SNS AMB P	55D6
	THERM_DIFF	THERM_DIFF	THERMAL	SNS AMB N	55D6
	THERM_DIFF	THERM_DIFF	THERMAL	SNS MXM P	55B6
	THERM_DIFF	THERM_DIFF	THERMAL	SNS MXM N	55B6
	THERM_DIFF	THERM_DIFF	THERMAL	MCPTHMSNS FILT P	55B4
	THERM_DIFF	THERM_DIFF	THERMAL	MCPTHMSNS FILT N	55B4

K50/K51 SPECIFIC CONSTRAINTS

SYNC_MASTER=K50 SYNC_DATE=10/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7840	10
SCALE	SHT	OF
NONE	108	109

K50/K51 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.345 MM	0.085 MM	=STANDARD		
27F4_OHM_SE	*	Y	0.275 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.19 MM	0.085 MM	=STANDARD		
40_OHM_SE	*	Y	0.15 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.1 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.155 MM	0.085 MM	=STANDARD	0.135 MM	0.1 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.085 MM	=STANDARD	0.125 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.121 MM	0.085 MM	=STANDARD	0.18 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.085 MM	=STANDARD	0.180 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	0.3 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
1:1_DIFFPAIR	TOP, BOTTOM	Y	=STANDARD	=STANDARD	=STANDARD	0.125 MM	0.085 MM

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.6 MM	1000

CONSTRAINTS ARE BASED ON MCP79 DESIGN GUIDE DG-03328-001_V06
PCI, LPC, SMB, HDA, SPI, RGMII, SMBUS ARE ROUTED AS 55 OHM SE SIGNALS


CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_PCI	*	BGA_P1MM	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MCP_FSB_COMP	*	BGA_P1MM	BGA_P2MM
MCP_MEM_COMP	*	BGA_P1MM	BGA_P2MM
MCP_PEX_COMP	*	BGA_P1MM	BGA_P2MM
MCP_HDA_COMP	*	BGA_P1MM	BGA_P2MM

K50/K51 RULE DEFINITIONS		
SYNC_MASTER=K50	SYNC_DATE=10/30/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7840	10
SCALE	SHT	OF	109
NONE	109		