

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MBP 15MLB, K19

RAMP


REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
C	0000821428	PRODUCTION RELEASED		2009-11-20


Page	(.csa)	Contents	Sync	Date	Page	(.csa)	Contents	Sync	Date	Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	DDR	12/05/2008	46	53	Current & Voltage Sensing	SENSOR	08/14/2008	91	103	MCP Constraints 2	MUXGFX	02/18/2008
2	2	System Block Diagram	T18_MLB	12/12/2007	47	54	Current Sensing	YUN_K19_MLB	12/10/2008	92	104	Ethernet Constraints	MUXGFX	02/18/2008
3	3	Power Block Diagram	T18_MLB	12/12/2007	48	55	Thermal Sensors	YUN_K19_MLB	12/22/2008	93	105	FireWire Constraints	MUXGFX	02/18/2008
4	4	Power Block Diagram	N/A	N/A	49	56	Fan Connectors	M87_MLB	10/17/2007	94	106	SMC Constraints	MUXGFX	02/18/2008
5	5	BOM Configuration	DDR	12/18/2008	50	57	WELLSPRING 1	AMASON_M98_MLB	06/18/2008	95	107	GPU (G96) CONSTRAINTS	MUXGFX	02/18/2008
6	6	JTAG Scan Chain	DDR	07/22/2008	51	58	WELLSPRING 2	PWRSQNC	01/05/2009	96	108	Project Specific Constraints	MUXGFX	02/21/2008
7	7	Functional / ICT Test	N/A	N/A	52	59	Sudden Motion Sensor (SMS)	SENSOR	08/14/2008	97	109	PCB Rule Definitions	M99_MLB	01/22/2008
8	8	Power Aliases	(MASTER)	(MASTER)	53	60	DEBUG SENSORS AND ADC	DDR	12/19/2008					
9	9	Signal Aliases	(MASTER)	(MASTER)	54	61	SPI ROM	CHANG_M98_MLB	07/01/2008					
10	10	CPU FSB	M98_MLB	11/12/2008	55	62	AUDIO: CODEC/REGULATOR	AUDIO	03/16/2009					
11	11	CPU Power & Ground	M98_MLB	11/12/2008	56	63	AUDIO: LINE INPUT FILTER	AUDIO	03/16/2009					
12	12	CPU Decoupling & VID	M87_MLB	10/17/2007	57	65	AUDIO: HEADPHONE FILTER	AUDIO	03/16/2009					
13	13	eXtended Debug Port(MiniXDP)	M98_MLB	11/12/2008	58	66	AUDIO: SPEAKER AMP	AUDIO	03/16/2009					
14	14	MCP CPU Interface	T18_MLB	12/12/2008	59	67	AUDIO: JACKS	AUDIO	03/16/2009					
15	15	MCP Memory Interface	T18_MLB	12/12/2008	60	68	AUDIO: JACK TRANSLATORS	AUDIO	03/16/2009					
16	16	MCP Memory Misc	T18_MLB	12/12/2008	61	69	DC-In & Battery Connectors	YUN_K19_MLB	12/16/2008					
17	17	MCP PCIe Interfaces	T18_MLB	04/04/2008	62	70	PBus Supply & Battery Charger	M99_MLB	12/10/2007					
18	18	MCP Ethernet & Graphics	T18_MLB	12/12/2008	63	71	IMVP6 CPU VCore Regulator	M87_MLB	10/17/2007					
19	19	MCP PCI & LPC	T18_MLB	12/12/2008	64	72	5V / 3.3V Power Supply	PWRSQNC	12/17/2008					
20	20	MCP SATA & USB	T18_MLB	12/12/2008	65	73	1.5V DDR3 Supply	DDR	12/05/2008					
21	21	MCP HDA & MISC	T18_MLB	12/12/2008	66	75	MCP CORE REGULATOR	M98_MLB	11/14/2008					
22	22	MCP Power & Ground	T18_MLB	12/12/2008	67	76	CPU VTT / 1V05 S0 Power Supply	M99_MLB	12/14/2007					
23	24	MCP79 A01 Silicon Support	T18_MLB	03/31/2008	68	77	Misc Power Supplies	M99_MLB	12/14/2007					
24	25	MCP Standard Decoupling	T18_MLB	06/18/2008	69	78	Power Control	PWRSQNC	12/17/2008					
25	26	MCP Graphics Support	AMASON_M98_MLB	06/18/2008	70	79	Power FETs	DDR	12/05/2008					
26	28	SB Misc	DDR	12/15/2008	71	80	NV G96 PCI-E	MUXGFX	07/10/2008					
27	29	FSB/DDR3/FRAMEBUF Vref Margining	DDR	12/05/2008	72	81	NV G96 Core/FB Power	MUXGFX	07/10/2008					
28	31	DDR3 SO-DIMM Connector A	DDR	07/22/2008	73	82	NV G96 Frame Buffer I/F	MUXGFX	07/10/2008					
29	32	DDR3 SO-DIMM Connector B	DDR	07/22/2008	74	84	GDDR3 Frame Buffer A (Top)	MUXGFX	07/10/2008					
30	33	DDR3 Support	T18_MLB	12/12/2008	75	85	GDDR3 Frame Buffer B (Top)	MUXGFX	07/10/2008					
31	34	Right Clutch Connector	MUXGFX	12/08/2008	76	86	NV G96 GPIO/MIO/Misc	MUXGFX	07/10/2008					
32	35	SECUREDIGITAL CARD READER	DEMURI	01/30/2009	77	87	G96 GPIOs & Straps	MUXGFX	07/09/2008					
33	37	Ethernet PHY (RTL8211CL)	SUMA_M98_MLB	07/01/2008	78	88	NV G96 Video Interfaces	MUXGFX	07/10/2008					
34	38	Ethernet & AirPort Support	SUMA_M98_MLB	07/01/2008	79	89	GPU (G96) CORE SUPPLY	M87_MLB	10/17/2007					
35	39	Ethernet Connector	AMASON_M98_MLB	12/16/2008	80	90	LVDS Display Connector	DDR	12/19/2008					
36	41	FireWire LLC/PHY (FW643)	SENSOR	08/14/2008	81	93	Muxed Graphics Support	AMASON_M98_MLB	12/05/2008					
37	42	FireWire Port Power	YUN_K19_MLB	12/22/2008	82	94	DisplayPort Connector	MUXGFX	07/10/2008					
38	43	FireWire Ports	SENSOR	08/14/2008	83	95	1.1V / 1V8 FB Power Supply	MUXGFX	07/10/2008					
39	45	SATA Connectors	PWRSQNC	12/04/2008	84	96	Graphics MUX (GMUX)	MUXGFX	07/10/2008					
40	46	External USB Connectors	M98_MLB	11/14/2008	85	97	LCD BACKLIGHT DRIVER	DDR	12/12/2008					
41	48	Front Flex Support	PWRSQNC	12/04/2008	86	98	LCD Backlight Support	YITE_M98_MLB	07/02/2008					
42	49	SMC	T18_MLB	12/12/2008	87	99	Misc Power Supplies	MUXGFX	02/01/2008					
43	50	SMC Support	DDR	12/19/2008	88	100	CPU/FSB Constraints	MUXGFX	02/18/2008					
44	51	LPC+SPI Debug Connector	CHANGZHANG	05/09/2008	89	101	Memory Constraints	MUXGFX	02/18/2008					
45	52	K19 SMBUS CONNECTIONS	DDR	12/19/2008	90	102	MCP Constraints 1	MUXGFX	02/18/2008					

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7892	1	SCHEM, CORNHOLE, K19	SCH	CRITICAL	
820-2523	1	PCBF, CORNHOLE, K19	PCB	CRITICAL	


DRAWING NUMBER: 051-7892
 TITLE: MBP
 LAST MODIFIED: Thu May 28 19:04:18 2009

DRAWING TITLE		SCHEM, MBP 15MLB	
 Apple Inc.	DRAWING NUMBER	051-7892	SIZE
		REVISION	D
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	1 OF 109
		SHEET	1 OF 97



SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
System Block Diagram			
Apple Inc.		CREATION NUMBER	051-7892 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 2 OF 109	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED		SHEET	

M98 POWER SYSTEM ARCHITECTURE



PAGE TITLE		SYNC DATE=12/12/2007	
Power Block Diagram			
Apple Inc.		CREATION NUMBER	051-7892
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		3 OF 109	
SHEET		SHEET	
SHEET		SHEET	

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=N/A		SYNC DATE=N/A	
Power Block Diagram			
Apple Inc.		051-7892	D
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 4 OF 109	
		CURRENT DESIGN SHEET	

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9965	PCBA, 2.66GHZ, 256SAM_VRAM, HB_AUDIO, K19	K19_COMMON, K19_PROD, EEE_6XN, CPU_2_66GHZ, FB_256_SAMSUNG
630-9966	PCBA, 2.66GHZ, 256HYN_VRAM, HB_AUDIO, K19	K19_COMMON, K19_PROD, EEE_6XP, CPU_2_66GHZ, FB_256_HYNIX
630-9967	PCBA, 2.80GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, K19_PROD, EEE_6XQ, CPU_2_80GHZ, FB_512_SAMSUNG
630-9968	PCBA, 2.80GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, K19_PROD, EEE_6XR, CPU_2_80GHZ, FB_512_HYNIX
630-9969	PCBA, 3.06GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, K19_PROD, EEE_6XS, CPU_3_06GHZ, FB_512_SAMSUNG
630-9970	PCBA, 3.06GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, K19_PROD, EEE_6XT, CPU_3_06GHZ, FB_512_HYNIX
085-0736	K19 MLB DEVELOPMENT	K19_DEVEL_PVT

K19 BOM Groups

BOM GROUP	BOM OPTIONS
K19_COMMON	ALTERNATE, COMMON, K19, K19_COMMON1, K19_COMMON2, K19_PROGPARTS
K19_COMMON1	BOOT_MODE_USER, DPMUX_EN_S0, DP_CA_DET_EQ_PLD, DP_ESD, EG_PWRSEQ_HW, EXTRACT_BUFF
K19_COMMON2	GMUX_1V8, GPUVID_1P00V, GPU_SS_INT, ISL6258A, MCP_B03, MCPSEQ_SMC, MIKEY, MUXGFX, SMC_DEBUG_YES, XDP
K19_DEVEL_ENG	BMON_ENG, DEBUG_ADC, GMUX_JTAG, LPCPLUS, VREFMRGN, XDP_CONN
K19_DEVEL_PVT	BMON_PROD, LPCPLUS, NO_VREFMRGN, XDP_CONN
K19_PROD	BMON_PROD, LPCPLUS_NOT, NO_VREFMRGN
K19_PROGPARTS	GMUX_PROD, BOOTROM_PROD, SMC_PROD, TPAD_PROD

BOM GROUP	BOM OPTIONS
FR_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG
FR_256_HYNIX	VRAM4, VRAM_256_HYNIX
FR_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG
FR_512_HYNIX	VRAM4, VRAM_512_HYNIX

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XN]	CRITICAL	EEE_6XN
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XP]	CRITICAL	EEE_6XP
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XQ]	CRITICAL	EEE_6XQ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XR]	CRITICAL	EEE_6XR
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XS]	CRITICAL	EEE_6XS
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XT]	CRITICAL	EEE_6XT

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3761	1	IC, POC, SUGA, PFG, 2.660, 256, 1066, 80, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ
337S3682	1	IC, POC, SUGA, PFG, 2.800, 256, 1066, 80, 6M, BGA	U1000	CRITICAL	CPU_2_80GHZ
337S3744	1	IC, POC, SUGA, PFG, 3.060, 256, 1066, 80, 6M, BGA	U1000	CRITICAL	CPU_3_06GHZ
338S0710	1	IC, MCP79M02T-B3, 15X15MM, BGA1437	U1400	CRITICAL	MCP_B03
338S0694	1	IC, RTL8251CA-VB-GR, GIGE TRANSCEIVER, 48P, LQFP	U3700	CRITICAL	
338S0654	1	IC, PWR43-E-11948 PWR/MCCT LDR/PC2-E-12	U4100	CRITICAL	
341S2384	1	IR, EM008E II, C7Y063803-LQXC	U4800	CRITICAL	
338S0563	1	IC, SMC, HSB/2117, 900X90M, TLP	U4900	CRITICAL	SMC_BLANK
341S2462	1	IC, SMC, DEVELOPMENT, K19	U4900	CRITICAL	SMC_PROD
341S2503	1	IC, PSOC +W/USB, 56P IN, MLP, K19	U5701	CRITICAL	TPAD_PROD
335S0384	1	IC, 32MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK
341S2457	1	IC, EFI ROM, LOCKED, K19	U6100	CRITICAL	BOOTROM_PROD
338S0554	1	IC, GPU, 55nm, NV G96-GS, BGA969, LP	U8000	CRITICAL	
333S0507	4	IC, SDRAM, QDDR3, 16Mx32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0483	4	IC, SDRAM, QDDR3, 16Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0511	4	IC, SDRAM, QDDR3, 32Mx32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0506	4	IC, SDRAM, QDDR3, 32Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX

Development BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0736	1	K19 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
13860603	13860602		ALL	Replace all to Samsung
35301681	35301294		ALL	REPLACE ALL TO SMC
15200276	15200683		ALL	REPLACE ALL TO SAMSUNG
34182367	34182366		ALL	REPLACE ALL TO SMC
15201034	15200867		ALL	REPLACE ALL TO SMC
15700058	15700055		ALL	REPLACE ALL TO SMC
15200915	15200796		ALL	REPLACE ALL TO SAMSUNG
12800220	12800262		ALL	REPLACE ALL TO SMC
12700062	12700108		ALL	REPLACE ALL TO SMC
15200968	15200966		ALL	REPLACE ALL TO SMC
31100447	31100406		ALL	REPLACE ALL TO SMC
33800714	33800554		ALL	REPLACE ALL TO SMC
10700138	10700074		ALL	REPLACE ALL TO SMC
10700139	10700075		ALL	REPLACE ALL TO SMC
516-0213	516-0201		ALL	REPLACE ALL TO SAMSUNG
51600790	51600706		ALL	REPLACE ALL TO SAMSUNG

SYNC MASTER=DDR SYNC DATE=12/18/2008

BOM Configuration

Apple Inc.

051-7892 D

REVISION C.0.0


BRANCH

PAGE 5 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS















1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)



PAGE TITLE		SYNC DATE=07/22/2008	
JTAG Scan Chain			
	DESIGN NUMBER	051-7892	D
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
PAGE		SHEET	
6 OF 109		6 OF 109	
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			


Functional Test Points

ICT Test Points




NO_TEST	NO_TEST	NO_TEST
55 TP_AUD_LO1_N_L	NC_AUD_LO1_N_L	MAKE_BASE=TRUE TRUE
55 TP_AUD_LO1_P_L	NC_AUD_LO1_P_L	MAKE_BASE=TRUE TRUE
20 TP_USB_10N	NC_USB_10N	MAKE_BASE=TRUE TRUE
20 TP_USB_10P	NC_USB_10P	MAKE_BASE=TRUE TRUE
18 TP_ENET_INTR_L	NC_ENET_INTR_L	MAKE_BASE=TRUE TRUE
18 TP_ENET_PWRDWN_L	NC_ENET_PWRDWN_L	MAKE_BASE=TRUE TRUE
19 TP_LPC_DR00_L	NC_LPC_DR00_L	MAKE_BASE=TRUE TRUE
14 TP_MEM_A_CKE<3..2>	NC_MEM_A_CKE<3..2>	MAKE_BASE=TRUE TRUE
14 TP_MEM_A_CLK2N	NC_MEM_A_CLK2N	MAKE_BASE=TRUE TRUE
14 TP_MEM_A_CLK3N	NC_MEM_A_CLK3N	MAKE_BASE=TRUE TRUE
14 TP_MEM_A_CLK3P	NC_MEM_A_CLK3P	MAKE_BASE=TRUE TRUE
14 TP_MEM_A_CLK4P	NC_MEM_A_CLK4P	MAKE_BASE=TRUE TRUE
14 TP_MEM_A_CS_L<3>	NC_MEM_A_CS_L<3>	MAKE_BASE=TRUE TRUE
14 TP_MEM_A_ODT<3..2>	NC_MEM_A_ODT<3..2>	MAKE_BASE=TRUE TRUE
14 TP_MEM_B_CKE<2>	NC_MEM_B_CKE<2>	MAKE_BASE=TRUE TRUE
14 TP_MEM_B_CLK3P	NC_MEM_B_CLK3P	MAKE_BASE=TRUE TRUE
14 TP_MEM_B_CLK4N	NC_MEM_B_CLK4N	MAKE_BASE=TRUE TRUE
14 TP_MEM_B_CLK4P	NC_MEM_B_CLK4P	MAKE_BASE=TRUE TRUE
14 TP_MEM_B_CLK5N	NC_MEM_B_CLK5N	MAKE_BASE=TRUE TRUE
14 TP_MEM_B_ODT<2>	NC_MEM_B_ODT<2>	MAKE_BASE=TRUE TRUE
21 TP_MLB_RAM_SIZE	NC_MLB_RAM_SIZE	MAKE_BASE=TRUE TRUE
20 TP_P7_7	NC_P7_7	MAKE_BASE=TRUE TRUE
19 TP_PCI_AD<31..8>	NC_PCI_AD<31..8>	MAKE_BASE=TRUE TRUE
19 TP_PCI_C_BE_L<3..0>	NC_PCI_C_BE_L<3..0>	MAKE_BASE=TRUE TRUE
19 TP_PCI_CLK0	NC_PCI_CLK0	MAKE_BASE=TRUE TRUE
19 TP_PCI_CLK1	NC_PCI_CLK1	MAKE_BASE=TRUE TRUE
19 TP_PCI_DEVSEL_L	NC_PCI_DEVSEL_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_FRAME_L	NC_PCI_FRAME_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_GNT0_L	NC_PCI_GNT0_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_GNT1_L	NC_PCI_GNT1_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_INTW_L	NC_PCI_INTW_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_INTX_L	NC_PCI_INTX_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_INTZ_L	NC_PCI_INTZ_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_IRDY_L	NC_PCI_IRDY_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_PERR_L	NC_PCI_PERR_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_RESET1_L	NC_PCI_RESET1_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_SERR_L	NC_PCI_SERR_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_STOP_L	NC_PCI_STOP_L	MAKE_BASE=TRUE TRUE
19 TP_PCI_TRDY_L	NC_PCI_TRDY_L	MAKE_BASE=TRUE TRUE
17 TP_PCIE_CLK100M_PE4N	NC_PCIE_CLK100M_PE4N	MAKE_BASE=TRUE TRUE
17 TP_PCIE_CLK100M_PE4P	NC_PCIE_CLK100M_PE4P	MAKE_BASE=TRUE TRUE
17 TP_PCIE_CLK100M_PE5N	NC_PCIE_CLK100M_PE5N	MAKE_BASE=TRUE TRUE
17 TP_PCIE_CLK100M_PE5P	NC_PCIE_CLK100M_PE5P	MAKE_BASE=TRUE TRUE
17 TP_PCIE_CLK100M_PE6P	NC_PCIE_CLK100M_PE6P	MAKE_BASE=TRUE TRUE
17 TP_PCIE_PE4_D2RN	NC_PCIE_PE4_D2RN	MAKE_BASE=TRUE TRUE
17 TP_PCIE_PE4_R2D_CN	NC_PCIE_PE4_R2D_CN	MAKE_BASE=TRUE TRUE
17 TP_PE4_PRSNT_L	NC_PE4_PRSNT_L	MAKE_BASE=TRUE TRUE
50 TP_PSOC_P1_3	NC_PSOC_P1_3	MAKE_BASE=TRUE TRUE
50 TP_PSOC_SDA	NC_PSOC_SDA	MAKE_BASE=TRUE TRUE
20 TP_SATA_C_D2RP	NC_SATA_C_D2RP	MAKE_BASE=TRUE TRUE
20 TP_SATA_C_R2D_CN	NC_SATA_C_R2D_CN	MAKE_BASE=TRUE TRUE
20 TP_SATA_C_R2D_CP	NC_SATA_C_R2D_CP	MAKE_BASE=TRUE TRUE
20 TP_SATA_D_D2RN	NC_SATA_D_D2RN	MAKE_BASE=TRUE TRUE
20 TP_SATA_D_D2RP	NC_SATA_D_D2RP	MAKE_BASE=TRUE TRUE
21 TP_SB_A20GATE	NC_SB_A20GATE	MAKE_BASE=TRUE TRUE

Note:
NO_TEST properties are also on page9,26,43,50



SYNC MASTER=N/A	SYNC DATE=N/A
Functional / ICT Test	
Apple Inc.	051-7892 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION C.0.0
7 OF 109	SHEET



SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE			
Power Aliases			
Apple Inc.		CREATING NUMBER	DATE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		8 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

D

D

C

C





B

B


A

A



Thermal Module Holes




Frame Holes




Extra FSB Pull-ups




Bosses



MCP79 PCIe PRSNT# Straps




Digital Ground




Signal Aliases

Table with columns for SYNC MASTER, SYNC DATE, Apple Inc., and revision information (051-7892 D, C.0.0).

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SYNC MASTER=M98 MLB		SYNC DATE=11/12/2008	
CPU FSB			
Apple Inc.		CREATION NUMBER	051-7892
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I I I I ALL RIGHTS RESERVED			
PAGE		10 OF 109	
SHEET		CURRENT DESIGN SHEET	




SYNC MASTER=M98 MLB		SYNC DATE=11/12/2008	
CPU Power & Ground			
Apple Inc.		DRAWING NUMBER 051-7892	SHEET D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 11 OF 109	SHEET 11 OF 109
		SHEET 11 OF 109	


Current numbers from Merom for Santa Rosa EMTS, doc #22221.

www.laptop-schematics.com


CPU VCORE HF AND BULK DECOUPLING



VCCP (CPU I/O) DECOUPLING



VCCA (CPU AVdd) DECOUPLING




SYNC MASTER=M87 MLB		SYNC DATE=10/17/2007	
CPU Decoupling & VID			
Apple Inc.		DESIGN NUMBER	051-7892 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		12 OF 109	
SHEET		CURRENT DESIGN SHEET	
OF		TOTAL DESIGN SHEETS	

Mini-XDP Connector




NOTE: This is not the standard XDP pinout.
Use with 920-0620 adapter board to support CPU, MCP debugging.

MCP79-specific pinout






← Direction of XDP module
Please avoid any obstructions on even-numbered side of J1300

SYNC MASTER=M98 MLB		SYNC DATE=11/12/2008	
eXtended Debug Port (MiniXDP)			
Apple Inc.		CREATING NUMBER	051-7892 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		13 OF 109	
SHEET		SHEET	



SYNC MASTER=T18 MLB		SYNC DATE=12/12/2008	
PAGE TITLE			
MCP CPU Interface			
Apple Inc.		CREATION NUMBER	051-7892 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			
PAGE		SHEET	
14 OF 109		1122	







Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2008	
PAGE TITLE			
MCP Memory Misc			
DRAWING NUMBER		REV	
051-7892		D	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
16 OF 109		16 OF 109	

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
MCP PCIe Interfaces			
Apple Inc.		DRAWING NUMBER 051-7892	SHEET D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 17 OF 109	SHEET 17 OF 109
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CHP/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.

NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

SYNC MASTER=T18 MLB SYNC DATE=12/12/2008

MCP Ethernet & Graphics


Apple Inc.

CREATION NUMBER: 051-7892 D
REVISION: C.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II. NOT TO REPRODUCE OR COPY IT
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV. ALL RIGHTS RESERVED

PAGE: 18 OF 109 SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



PAGE TITLE		SYNC DATE=12/12/2008	
MCP PCI & LPC			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		051-7892	D
C.0.0		REVISION	
C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART			
PAGE		SHEET	
19 OF 109		19 OF 109	
I V ALL RIGHTS RESERVED			




SYNC MASTER=T18 MLB		SYNC DATE=12/12/2008	
MCP SATA & USB			
Apple Inc.		CREATION NUMBER 051-7892	REVISION D
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
20 OF 109		SHEET	

D
C
B
A

D
C
B
A

A

A



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB SYNC DATE=12/12/2008

MCP HDA & MISC


Apple Inc.

051-7892 D

REVISION C.0.0

21 OF 109 SHEET

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



www.lapsematics.com

www.lapsematics.com

www.lapsematics.com

www.lapsematics.com

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2008	
PAGE TITLE			
MCP Power & Ground			
Apple Inc.		CREATION NUMBER	051-7892
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I I I I ALL RIGHTS RESERVED			
PAGE		22 OF 109	
SHEET		OF	
CURRENT DESIGN		SHEET	
SHEET		OF	
TOTAL DESIGN SHEETS		SHEETS	


Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

SYNC MASTER=T18 MLB		SYNC DATE=03/31/2008	
PAGE TITLE MCP79 A01 Silicon Support			
Apple Inc.		051-7892	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 24 OF 109
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=06/18/2008	
MCP Standard Decoupling			
		CREATING NUMBER	051-7892
		REVISION	C.0.0
		PAGE	25 OF 109
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			



www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com


Current numbers from email Xiaowei Lin provided 11/12/2007 3:22pm (no official document number).

SYNC MASTER=AMASON M98 MLB		SYNC DATE=06/18/2008	
MCP Graphics Support			
Apple Inc.		DRAWING NUMBER 051-7892	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH 26 OF 109	SHEET 26 OF 109
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal



MCP S0 PWRGD & CPU_VLD



MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.


MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.

SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).



NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



Reset Button



PAGE TITLE		SYNC DATE=12/15/2008	
SB Misc			
Apple Inc.		CREATION NUMBER	051-7892 D
		REVISION	C.0.0
		PAGE	28 OF 109
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

	MEM A VREF DQ		MEM A VREF CA		MEM B VREF DQ		MEM B VREF CA		CPU FSB VREF	FRAME BUFFER VREF
	A	B	A	B	A	B	C	D		
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
Max DAC code	0x87	0x87	0x87	0x87	0x87	0x87	0x55	0xFF		
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA		
Max source I	5 mA	5 mA	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA		
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V		
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V		
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V		
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV		

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=DDR SYNC DATE=12/05/2008

FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.
 051-7892 D
 C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

29 OF 109 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS


Page Notes

Power aliases required by this page:
 ->PP1V5_S0_MEM_A
 ->PP1V5_S3_MEM_A
 ->PP0V75_S3_MEM_VREFDO_A
 ->PP0V75_S3_MEM_VREFCA_A

Signal aliases required by this page:
 ->I2C_SODIMMA_SDA
 ->I2C_SODIMMA_SCL

SDM options provided by this page:
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



SYNC MASTER=DDR SYNC DATE=07/22/2008

DDR3 SO-DIMM Connector A

Apple Inc.

051-7892 D

REVISION C.0.0

BRANCH

31 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


Page Notes

Power Alliance required by this page:
 -=PP1V5_S0_MEM_B
 -=PP1V5_S3_MEM_B
 -=PP0V75_S0_MEM_VTT_B
 -=PP0V75_S3_MEM_VREFDQ_B
 -=PP0V75_S3_MEM_VREFCA_B (2.5 - 3.3V)

Signal Alliance required by this page:
 -=I2C_SODIMMB_SDA
 -=I2C_SODIMMB_SCL

SDM options provided by this page:
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Expansion" (bottom) slot


SYNC MASTER=DDR SYNC DATE=07/22/2008
 PAGE TITLE: DDR3 SO-DIMM Connector B

Apple Inc.	CREATION NUMBER	051-7892
	REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I I ALL RIGHTS RESERVED		PAGE
		32 OF 109

www.laptop-schematics.com

DDR3 RESET Support


Required because MCP79 does not meet DDR3 spec power-up reset timing requirement.



www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2008	
PAGE TITLE			
DDR3 Support			
Apple Inc.		051-7892	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		33 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
IV ALL RIGHTS RESERVED		SHEET	




SYNC MASTER=MUXGFX SYNC DATE=12/08/2008

Right Clutch Connector

Apple Inc. DRAWING NUMBER: 051-7892 D
 REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 34 OF 109
 SHEET: 1 OF 1



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516-0225	1	CONN,SD CARD READER,OPTN B	J3500	CRITICAL	

SYNC MASTER=VEMURI SYNC DATE=01/30/2009

SECUREDIGITAL CARD READER


Apple Inc.

051-7892 D

REVISION C.0.0

35 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



SYNC MASTER=SUMA M98 MLB SYNC DATE=07/01/2008

Ethernet PHY (RTL8211CL)

Apple Inc.

051-7892 D

REVISION C.0.0

BRANCH


37 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

3.3V ENET FET

@ 2.5V Vgs:
 Rds(on) = 90mOhm max
 I(max) = 1.7A (85C)
CRITICAL
Q3810
 NTR4101P
 SOT-23-HF




MOBILE:
 Recommend aliasing PM_SLP_RMGT_L and
 =P3V3ENET_EN. Nets separated on
 ARB for alternate power options.


WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




1.05V ENET FET



Non-ARB:
 Recommend aliasing PM_SLP_RMGT_L and
 =P1V05ENET_EN. Nets separated on
 ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
 Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



SYNC MASTER=SUMA M98 MLB SYNC DATE=07/01/2008

Ethernet & AirPort Support



Apple Inc.

CREATING NUMBER
 051-7892 D
 REVISION
 C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE
 38 OF 109

SHEET
 <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

www.laptop-schematics.com

Place one of 0.1uF cap close to each centertap pin of transformer



PLACEMENT_NOTE=Place on MDI lines so there are no stubs all 8 caps.

www.laptop-schematics.com

SYNC MASTER=AMASON M98 MLB		SYNC DATE=12/16/2008	
Ethernet Connector			
Apple Inc.		CREATING NUMBER	051-7892 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
PAGE		39 OF 109	
SHEET		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

8

7

6

5

4

3

2

1

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480557	1	RES,0.475 ohm,1%,1/16W,0402	R4100	CRITICAL	

D

D

C


C

B

B

A

A



SYNC MASTER=SENSOR SYNC DATE=08/14/2008

FireWire LLC/PHY (FW643)

Apple Inc. 051-7892 D
REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

41 OF 109 SHEET

8

7

6

5

4

3

2

1

SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (system supply for bus power)
 - =PP3V3_FW_LATEVG_ACTIVE
 - =PP3V3_FW_SUMNODE (power passthru summation node)

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:

3.3V FW FET



@ 2.5V Vgs:

Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL
Q4291
NTR4101P
SOT-23-HF




1.05V FW FET



FireWire Port Power Switch

Late-VG Event Detection




FWLATEGV Hysteresis:
3.0V when port power is on
2.9V when late Vg event and port power is off

CRITICAL
Q4260
NDS9407
SOI-HF

CRITICAL
F4260
1.1A-24V
MINISMD110H24

CRITICAL
D4260
CRS08-1.5A-30V



SYNC MASTER=YUN K19 MLB		SYNC DATE=12/22/2008	
FireWire Port Power			
Apple Inc.		DESIGN NUMBER	SHEET
Apple Logo		051-7892	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		42 OF 109	

Page Notes

Power aliases required by this page:
- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.



BOM options provided by this page:
(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps



Configures PHY for:
- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)




FW P0 TPBIAS == NC FW0 TPBIAS MAKE_BASE=TRUE
FW P2 TPBIAS == NC FW2 TPBIAS MAKE_BASE=TRUE
FW P0 TPA N == NC FW0 TPAN MAKE_BASE=TRUE
FW P2 TPA P == NC FW2 TPAP MAKE_BASE=TRUE
FW P0 TPB N == NC FW0 TPBN MAKE_BASE=TRUE
FW P2 TPB P == NC FW2 TPBP MAKE_BASE=TRUE
FW P0 TPA N == NC FW0 TPAN MAKE_BASE=TRUE
FW P2 TPA P == NC FW2 TPAP MAKE_BASE=TRUE
FW P0 TPB N == NC FW0 TPBN MAKE_BASE=TRUE
FW P2 TPB P == NC FW2 TPBP MAKE_BASE=TRUE

Termination


Place close to FireWire PHY




"Snapback" & "Late VG" Protection



Cable Power



Late-VG Protection Power



SYNC MASTER=SENSOR SYNC DATE=08/14/2008


Apple Inc.
051-7892 D
C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


43 OF 109

ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



SATA ODD Port





SATA HDD Port




SYNC MASTER=PWRSONC		SYNC DATE=12/04/2008	
SATA Connectors			
Apple Inc.		CREATION NUMBER	051-7892 D
		REVISION	C.0.0
		PAGE	45 OF 109
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Port Power Switch


Left USB Port A



USB/SMC Debug Mux



Left USB Port B




SYNC MASTER=M98 MLB SYNC DATE=11/14/2008

External USB Connectors






Apple Inc.		CREATING NUMBER	051-7892
		REVISION	C.0.0
		PAGE	46 OF 109
		SHEET	

IR SUPPORT



SYNC MASTER=PWRSONC		SYNC DATE=12/04/2008	
PAGE TITLE			
Front Flex Support			
Apple Inc.		DESIGN NUMBER	051-7892
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		48 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		48 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)

PAGE TITLE		SYNC MASTER=T18 MLB		SYNC DATE=12/12/2008	
SMC					
Apple Inc.		DESIGN NUMBER	051-7892	REV	D
		REVISION	C.0.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	49 OF 109		
		SHEET			
		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	Intersil ISL6002-33

SYNC MASTER=DDR SYNC DATE=12/19/2008

SMC Support

Apple Inc.

051-7892 D

REVISION C.0.0


BRANCH

50 OF 109


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


LPC+SPI Connector



Alternate SPI ROM Support



SPI MUX BYPASS



SYNC MASTER=CHANGZHANG SYNC DATE=05/09/2008

LPC+SPI Debug Connector

Apple Inc. 051-7892 D

REVISION C.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 51 OF 109

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



SYNC MASTER=DDR	SYNC DATE=12/19/2008
PAGE TITLE K19 SMBUS CONNECTIONS	
Apple Inc.	DRAWING NUMBER 051-7892 D
	REVISION C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 52 OF 109	SHEET SHEET

D

C

B

A

D



C

B


A

CPU Voltage Sense / Filter


PBUS Voltage Sense & Filter




GPU Voltage Sense / Filter




MCP Voltage Sense / Filter




BMON Current Sense - Entire circuit must be near SMC (U4900)




DCIN Current Sense Filter



CPU VCore High Side Current Sensor




CPU VCore Load Side Current Sense / Filter




Consider INA211 (GAIN 500 version) since I=4.93 Amps across R5388

SYNC MASTER=SENSOR		SYNC DATE=08/14/2008	
Current & Voltage Sensing			
Apple Inc.		DESIGN NUMBER	051-7892 D
		REVISION	C.0.0
		BRANCH	
		PAGE	53 OF 109
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC MASTER=YUN K19 MLB		SYNC DATE=12/10/2008	
Current Sensing					
Apple Inc.		CREATION NUMBER	051-7892	REV	D
		REVISION	C.0.0		
		BRANCH			
		PAGE	54 OF 109		
		SHEET			
		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
		IV ALL RIGHTS RESERVED			


CPU Proximity/CPU Die/Right Fin Stack



MCP Proximity/MCP Die/Battery Charger Proximity





GPU Proximity/GPU Die/Left Heat Pipe



SYNC MASTER=YUN K19 MLB SYNC DATE=12/22/2008

Thermal Sensors	
Apple Inc.	CREATION NUMBER: 051-7892 D
	REVISION: C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 55 OF 109	SHEET: 1 OF 1

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=M87 MLB		SYNC DATE=10/17/2007	
PAGE TITLE Fan Connectors			
Apple Inc.		DESIGN NUMBER 051-7892	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 56 OF 109	SHEET
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			

PSOC USB CONTROLLER

IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V-	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A		0.204 V	16.32E-6 W
	VOUT	60MA MAX	10 OHM	0.6 V	36E-3 W
	VDD	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD	14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

KEYBOARD CONNECTOR

J5713

APN 518S0637

NC X

=PP3V3_S3_TPAD

WS_KBD1

WS_KBD2

WS_KBD3

WS_KBD4

WS_KBD5

WS_KBD6

WS_KBD7

WS_KBD8

WS_KBD9

WS_KBD10

WS_KBD11

WS_KBD12

WS_KBD13

WS_KBD14

WS_KBD15_CAP

WS_KBD16_NUM

WS_KBD17

WS_KBD18

WS_KBD19

WS_KBD20

WS_KBD21

WS_KBD22

WS_KBD23

WS_KBD_ONOFF_L

=PP3V42_G3H_TPAD

WS_LEFT_SHIFT_KBD

WS_LEFT_OPTION_KBD

WS_CONTROL_KBD

NC X

F-RT-SM

FF14-30A-R11B-B-3H

PSOC PROGRAMMING CONNECTOR

TPAD_DEBUG

APN 518S0430

TEST POINTS ARE FOR ON BOARD PROGRAMMING

J5702

PH19C-4S-0 5SH25

F-RT-SM1

NC X

1

2

3

4

5


6

NC X

ISSP CLOCK


ISSP DATA

ISOLATION CIRCUIT






TPAD BUTTONS DISABLE

PLACE THESE COMPONENTS CLOSE TO J5800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB




THE TPAD BUTTONS WILL BE DISABLE
WHEN THE LID IS CLOSED
LID OPEN => SMC_LID_LC ~ 3.42V
LID CLOSE => SMC_LID_LC < 0.50V

SMC_MANUAL_RESET LOGIC



U5701 CHIP DECOUPLING
PLACE C5701, C5702 & C5703
CLOSE TO U5701 VDD PIN 22

PLACE C5704, C5705 & C5706
CLOSE TO U5701 VDD PIN 49



SYNC MASTER=AMASON M98 MLB SYNC DATE=06/18/2008

WELLSPRING 1

Apple Inc.

051-7892 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


57 OF 109

SHEET


OF <TOTAL DESIGN SHEETS>

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED



IPD FLEX CONNECTOR




3V3 LDO FOR IPD



Keyboard LED Driver

To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH = keyboard backlight not present
 BOM OPTION: KBDLED_YES
 R5853 ALWAYS PRESENT



KBD BACKLIGHT CONNECTOR


SYNC MASTER=PWRSONC		SYNC DATE=01/05/2009	
PAGE TITLE			
WELLSPRING 2			
Apple Inc.		CREATION NUMBER	051-7892 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		PAGE	58 OF 109
		SHEET	
		OF <TOTAL DESIGN SHEETS>	

www.laptop-schematics.com


www.laptop-schematics.com

Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC




Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

SYNC MASTER=SENSOR		SYNC DATE=08/14/2008	
PAGE TITLE Sudden Motion Sensor (SMS)			
Apple Inc.		CREATION NUMBER 051-7892	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 59 OF 109	SHEET
		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	

www.laptop-schematics.com




MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1


25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected
with R6190, R6191, R5190 and R5191

SYNC MASTER=CHANG M98 MLB		SYNC DATE=07/01/2008	
PAGE TITLE SPI ROM			
Apple Inc.		DRAWING NUMBER 051-7892	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	PAGE 61 OF 109
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

AUDIO CODEC
APPLE P/N 353S2355



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2234



NOTES ON CODEC I/O
 DIFF FSINPUT= 2.45VRMS
 SE FSINPUT= 1.22VRMS
 DAC1 FSOUTPUT= 1.34VRMS
 DAC2/3 FSOUTPUTDIFF= 2.67VRMS
 DAC2/3 FSOUTPUTSE = 1.34VRMS

PAGE TITLE		SYNC DATE=03/16/2009	
AUDIO: CODEC/REGULATOR			
Apple Inc.		CREATION NUMBER	051-7892 D
		REVISION	C.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		PAGE	62 OF 109
		SHEET	


8 7 6 5 4 3 2 1

D
C
B
A

D
C
B
A

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
NET RIN = 20K OHMS
FC = 8 HZ
VIN = 2VRMS, CODEC VIN = 1.21 VRMS




SYNC MASTER=AUDIO		SYNC DATE=03/16/2009	
PAGE TITLE AUDIO: LINE INPUT FILTER			
Apple Inc.		DESIGN NUMBER 051-7892	SIZE D
		REVISION C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET 63 OF 109
		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	

8 7 6 5 4 3 2 1

www.laptop-schematics.com

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER









www.laptop-schematics.com

www.laptop-schematics.com


SYNC MASTER=AUDIO		SYNC DATE=03/16/2009	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
Apple Inc.		DESIGN NUMBER	051-7892 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		65 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		BY ALL RIGHTS	
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			

3X MONO SPEAKER AMPLIFIERS (SSM2315)
 APN: 353S2500
 GAIN = 6DB
 1ST ORDER FC (L&R) = 120 HZ +/- 30%
 1ST ORDER FC (SUB) = 58HZ +/- 30%




PAGE TITLE		SYNC DATE=03/16/2009	
AUDIO: SPEAKER AMP			
Apple Inc.		DESIGN NUMBER	SIZE
		051-7892	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
66 OF 109		66 OF 109	


AUDIO JACK 1 LO/HP JACK, SPDIF TX




MIC CONNECTOR



SPEAKER CONNECTOR



AUDIO JACK 2 LINE IN JACK, SPDIF RX



SYNC MASTER=AUDIO		SYNC DATE=03/16/2009	
PAGE TITLE			
AUDIO: JACKS			
Apple Inc.		CREATION NUMBER	051-7892 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	67 OF 109
		SHEET	
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	N/A	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	N/A	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)

CODEC INPUT SIGNAL PATHS







FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0XD (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0XD (13,V22,B,LEFT)	MIKEY	MIKEY

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=AUDIO		SYNC DATE=03/16/2009	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
Apple Inc.		CREATION NUMBER	051-7892 D
		REVISION	C.0.0
		BRANCH	
		PAGE	68 OF 109
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


MagSafe DC Power Jack



The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.


3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator



518-0358

BATTERY CONNECTOR



SYNC MASTER=YUN K19 MLB SYNC DATE=12/16/2008

DC-In & Battery Connectors



Apple Inc.

DRAWING NUMBER 051-7892 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 69 OF 109

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1811	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A


2S Battery Default
3S Battery Default

SYNC MASTER=M99 MLB SYNC DATE=12/10/2007

PBus Supply & Battery Charger

Apple Inc.
051-7892 D
C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II. NOT TO REPRODUCE OR COPY IT
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV. ALL RIGHTS RESERVED
70 OF 109
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



SYNC MASTER=M87 MLB SYNC DATE=10/17/2007

IMVP6 CPU VCore Regulator

Apple Inc.

CREATION NUMBER: 051-7892 D
REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II. NOT TO REPRODUCE OR COPY IT
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV. ALL RIGHTS RESERVED

71 OF 109 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D


C

B

A

www.laptop-schematics.com


www.laptop-schematics.com




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
152S0778	152S0693		ALL	Optical alternate to M88MLB

- M99 differences from last sync on 11/01/07 to M88 MLB:
1. L7260 changed from M88 MLB inductors to 152S0693.
 2. Q7220 changed to 372S0512. Q7225 changed to 376S0511.
 3. U7200 changed to 353S2087.
 4. Added R7200, R7220, R7221, R7260, R7261, C7201.

SYNC MASTER=PWRSONC		SYNC DATE=12/17/2008	
PAGE TITLE			
5V / 3.3V Power Supply			
Apple Inc.		CREATION NUMBER	051-7892
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		72 OF 109	
SHEET		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	



SYNC MASTER=DDR		SYNC DATE=12/05/2008	
1.5V DDR3 Supply			
Apple Inc.		051-7892	D
NOTICE OF PROPRIETARY PROPERTY:		C.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		73 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	



VID<2:0>	VOLTAGE
000	1.05V
001	1.00V
010	0.95V
011	0.90V
100	0.85V
101	0.80V
110	0.75V
111	0.70V

SYNC MASTER=M98 MLB SYNC DATE=11/14/2008

MCP CORE REGULATOR

Apple Inc.

051-7892 D

REVISION C.0.0

75 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

PLACE XW NEAR THE MCP. CONNECT SENSE LINES TO CLOSEST MCP CORE AND GND BALL.


D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

www.laptop-schematics.com




www.laptop-schematics.com

M99 differences from last sync on 12/03/07 to T18 MLB:
1. Tied THERMAL_PAD to PGND. GND and THERMAL_PAD disconnected.

SYNC MASTER=M99 MLB		SYNC DATE=12/14/2007	
CPU VTT / 1V05 S0 Power Supply			
Apple Inc.		051-7892	D
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 76 OF 109	


1.05V S0 PLL LDO



www.laptop-schematics.com

www.laptop-schematics.com













MCP 1.05V S5 (AUXC) SUPPLY



www.laptop-schematics.com

SYNC MASTER=M99 MLB		SYNC DATE=12/14/2007	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.		DESIGN NUMBER	051-7892
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I I ALL RIGHTS RESERVED			
		PAGE	77 OF 109
		SHEET	
		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S2718	1	IC, ISL88042, 4X V MONTR, 2.78/2.80V, TQFN	U7870	CRITICAL	

SYNC MASTER=PWRSONC SYNC DATE=12/17/2008

Power Control

Apple Inc.

CREATION NUMBER: 051-7892 D


REVISION: C.0.0

BRANCH:

PAGE: 78 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II. NOT TO REPRODUCE OR COPY IT
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV. ALL RIGHTS RESERVED

SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

3.3V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

3.3V GPU FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)
BOM_OPTION	EG

5.0V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.7 A (EDP)

1.5V S0 FET

MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOhm @4.5V
LOADING	5.4 A (EDP)

MCP79 DDR FETs

MCP79 DDR pad leakage is high enough that nvidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM_VTT_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.

SYNC MASTER=DDR		SYNC DATE=12/05/2008	
Power FETs			
Apple Inc.		DRAWING NUMBER 051-7892	REVISION D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH C.0.0	PAGE 79 OF 109
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

Page Notes

Power aliases required by this page:
 - =P1V2_GPU_PEX_PLLXVDD
 - =P1V2_GPU_PEX_IOVDDQ
 - =P1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

=P1V1_GPU_PEX_PLLXVDD
 =P1V1_GPU_PEX_IOVDDQ
 =P1V1_GPU_PEX_IOVDD






PEX 1.1V Current = 2A

250mA

1500mA

180mA

P1V1_GPU_PEX_PLLXVDD F
 MIN LINE WIDTH=0.25 mm
 MIN DRILL WIDTH=0.25 mm
 VOLTAGE=1.2V



SYNC MASTER=MUXGFX SYNC DATE=07/10/2008

Apple Inc. 051-7892 D C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

80 OF 109 SHEETS






CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

Page Notes

Power aliases required by this page:
 - =PPVCORE_GPU
 - =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)




SYNC MASTER=MUXGFX		SYNC DATE=07/10/2008	
PAGE TITLE			
NV G96 Core/FB Power		CREATING NUMBER	
Apple Inc.		051-7892 D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II. NOT TO REPRODUCE OR COPY IT		PAGE	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		81 OF 109	
IV. ALL RIGHTS RESERVED		SHEET	


Page Notes

Power aliases required by this page:
- =PP1V2_GPU_FBLLAVDD
- =PP1V8_GPU_FBIO
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)


U8000
NB9P-GS
BGA
SYMBOL 3 OF 9











U8000
NB9P-GS
BGA
SYMBOL 4 OF 9



U8000
NB9P-GS
BGA
SYMBOL 3 OF 9



U8000
NB9P-GS
BGA
SYMBOL 4 OF 9




Metadata box containing: SYNC MASTER=MUXGFX, SYNC DATE=07/10/2008, NV G96 Frame Buffer I/F, Apple Inc., 051-7892, C.0.0, NOTICE OF PROPRIETARY PROPERTY, 82 OF 109 SHEETS, CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS.

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VREFA

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



SYNC MASTER=MUXGFX SYNC DATE=07/10/2008

GDDR3 Frame Buffer A (Top)

Apple Inc. 051-7892 D

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED


84 OF 109

SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VREF_B

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



SYNC MASTER=MUXGFX SYNC DATE=07/10/2008

GDDR3 Frame Buffer B (Top)


Apple Inc.
 CREATION NUMBER: 051-7892 D
 REVISION: C.0.0
 BRANCH:
 PAGE: 85 OF 109
 SHEET:
 I.II NOT TO REPRODUCE OR COPY IT
 I.IV ALL RIGHTS RESERVED

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_VDD33
 - =PP3V3_GPU_MIO
 - =PP1V2_GPU_PLLVDD
 - =PP1V2_GPU_H_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)




Symbol	Pin	Signal Name	Pin	Signal Name
VDD33_1	K1	GPU GPIO 0	K1	GPU GPIO 0
VDD33_2	K2	GPU GPIO 1	K2	GPU GPIO 1
VDD33_3	K3	GPU GPIO 2	K3	GPU GPIO 2
VDD33_4	H3	GPU GPIO 3	H3	GPU GPIO 3
VDD33_5	H2	GPU GPIO 4	H2	GPU GPIO 4
	H1	GPU GPIO 5	H1	GPU GPIO 5
	H4	GPU GPIO 6	H4	GPU GPIO 6
	H5	GPU GPIO 7	H5	GPU GPIO 7
	H6	GPU GPIO 8	H6	GPU GPIO 8
	J7	GPU GPIO 9	J7	GPU GPIO 9
	K4	GPU GPIO 10	K4	GPU GPIO 10
	K5	GPU GPIO 11	K5	GPU GPIO 11
	H7	GPU GPIO 12	H7	GPU GPIO 12
	J4	GPU GPIO 13	J4	GPU GPIO 13
	J6	GPU GPIO 14	J6	GPU GPIO 14
	L1	GPU GPIO 15	L1	GPU GPIO 15
	L2	GPU GPIO 16	L2	GPU GPIO 16
	L4	GPU GPIO 17	L4	GPU GPIO 17
	M4	GPU GPIO 18	M4	GPU GPIO 18
	L7	GPU GPIO 19	L7	GPU GPIO 19
	L5	GPU GPIO 20	L5	GPU GPIO 20
	K6	GPU GPIO 21	K6	GPU GPIO 21
	L6	GPU GPIO 22	L6	GPU GPIO 22
	M6	GPU GPIO 23	M6	GPU GPIO 23
	C7	GPU HDA SDI	C7	GPU HDA SDI
	B7	GPU HDA SDO	B7	GPU HDA SDO
	A7	GPU HDA SYNC	A7	GPU HDA SYNC
	D7	GPU HDA BCLK	D7	GPU HDA BCLK
	D6	GPU HDA RST L	D6	GPU HDA RST L
	A5	GPU SPDIF	A5	GPU SPDIF
	A4	TP GPU BUFRST L	A4	TP GPU BUFRST L
	AP14	GPU JTAG TCK	AP14	GPU JTAG TCK
	AN14	GPU JTAG TDI	AN14	GPU JTAG TDI
	AN16	GPU JTAG TDO	AN16	GPU JTAG TDO
	AR14	GPU JTAG TMS	AR14	GPU JTAG TMS
	AP16	GPU JTAG TRST L	AP16	GPU JTAG TRST L
	N4	GPU MIOA CLKIN	N4	GPU MIOA CLKIN
	R4	GPU MIOA CLKOUT P	R4	GPU MIOA CLKOUT P
	T4	GPU MIOA CLKOUT N	T4	GPU MIOA CLKOUT N
	P5	GPU MIOA CTL3	P5	GPU MIOA CTL3
	N2	GPU MIOA DE	N2	GPU MIOA DE
	N1	GPU MIOA D<0>	N1	GPU MIOA D<0>
	P1	GPU MIOA D<2>	P1	GPU MIOA D<2>
	P2	GPU MIOA D<3>	P2	GPU MIOA D<3>
	P3	GPU MIOA D<4>	P3	GPU MIOA D<4>
	T3	GPU MIOA D<5>	T3	GPU MIOA D<5>
	T2	GPU MIOA D<6>	T2	GPU MIOA D<6>
	T1	GPU MIOA D<7>	T1	GPU MIOA D<7>
	U4	GPU MIOA D<8>	U4	GPU MIOA D<8>
	U1	GPU MIOA D<9>	U1	GPU MIOA D<9>
	U2	GPU MIOA D<10>	U2	GPU MIOA D<10>
	U3	GPU MIOA D<11>	U3	GPU MIOA D<11>
	R6	GPU MIOA D<12>	R6	GPU MIOA D<12>
	T6	GPU MIOA D<13>	T6	GPU MIOA D<13>
	N6	GPU MIOA D<14>	N6	GPU MIOA D<14>
	N3	GPU MIOA HSYNC	N3	GPU MIOA HSYNC
	L3	GPU MIOA VSYNC	L3	GPU MIOA VSYNC
	AE1	GPU MIOB CLKIN	AE1	GPU MIOB CLKIN
	V4	GPU MIOB CLKOUT P	V4	GPU MIOB CLKOUT P
	W4	GPU MIOB CLKOUT N	W4	GPU MIOB CLKOUT N
	W3	GPU MIOB CTL3	W3	GPU MIOB CTL3
	V5	GPU MIOB DE	V5	GPU MIOB DE
	V1	GPU MIOB D<0>	V1	GPU MIOB D<0>
	V2	GPU MIOB D<1>	V2	GPU MIOB D<1>
	V3	GPU MIOB D<2>	V3	GPU MIOB D<2>
	AB3	GPU MIOB D<3>	AB3	GPU MIOB D<3>
	AB2	GPU MIOB D<4>	AB2	GPU MIOB D<4>
	AB1	GPU MIOB D<5>	AB1	GPU MIOB D<5>
	AC4	GPU MIOB D<6>	AC4	GPU MIOB D<6>
	AC1	GPU MIOB D<7>	AC1	GPU MIOB D<7>
	AC2	GPU MIOB D<8>	AC2	GPU MIOB D<8>
	AC3	GPU MIOB D<9>	AC3	GPU MIOB D<9>
	AE3	GPU MIOB D<10>	AE3	GPU MIOB D<10>
	AE2	GPU MIOB D<11>	AE2	GPU MIOB D<11>
	U6	GPU MIOB D<12>	U6	GPU MIOB D<12>
	W6	GPU MIOB D<13>	W6	GPU MIOB D<13>
	Y6	GPU MIOB D<14>	Y6	GPU MIOB D<14>
	W5	GPU STRAP<0>	W5	GPU STRAP<0>
	W7	GPU STRAP<1>	W7	GPU STRAP<1>
	V7	GPU STRAP<2>	V7	GPU STRAP<2>
	W1	GPU MIOB HSYNC	W1	GPU MIOB HSYNC
	W2	GPU MIOB VSYNC	W2	GPU MIOB VSYNC
	B5	GPU THERMD P	B5	GPU THERMD P
	B4	GPU THERMD N	B4	GPU THERMD N
	C5	TP GPU PGOOD OUT L	C5	TP GPU PGOOD OUT L

SYNC MASTER=MUXGFX SYNC DATE=07/10/2008

PAGE TITLE		NV G96 GPIO/MIO/Misc	
DRAWING NUMBER		051-7892	D
REVISION		C.0.0	
BRANCH			

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



SYNC MASTER=MUXGFX SYNC DATE=07/09/2008

G96 GPIOs & Straps

Apple Inc.

051-7892 D

REVISION C.0.0

BRANCH

87 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DESIGN SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>





Page Notes

Power aliases required by this page:
 - =PP1V8_GPU_IFPX
 - =PP3V3_GPU_IFPCD_IOVDD


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Sum of peak currents: 240mA
 =PP1V8_GPU_IFPX



Power inputs must be pulled down if not used



U8000 NB9P-GS BGA

SYMBOL 5 OF 9

IFPA_IOVDD	AM11	LVDS EG A CLK P	44 95
IFPA_TXC*	AM12	LVDS EG A CLK N	44 95
IFPB_IOVDD	AM8	LVDS EG A DATA P<0>	44 95
IFPB_TXD0*	AL8	LVDS EG A DATA N<0>	44 95
IFPB_TXD1*	AM0	LVDS EG A DATA P<1>	44 95
IFPB_TXD1*	AM9	LVDS EG A DATA N<1>	44 95
IFPB_TXD2*	AK10	LVDS EG A DATA P<2>	44 95
IFPB_TXD2*	AL10	LVDS EG A DATA N<2>	44 95
IFPB_TXD3*	AK11	LVDS EG A DATA P<3>	44 95
IFPB_TXD3*	AL11	LVDS EG A DATA N<3>	44 95
IFPB_TXC*	AP13	LVDS EG B CLK P	77
IFPB_TXC*	AN3	LVDS EG B CLK N	77
IFPB_TXD4*	AN8	LVDS EG B DATA P<0>	44 95
IFPB_TXD4*	AP8	LVDS EG B DATA N<0>	44 95
IFPB_TXD5*	AP10	LVDS EG B DATA P<1>	44 95
IFPB_TXD5*	AN10	LVDS EG B DATA N<1>	44 95
IFPB_TXD6*	AR10	LVDS EG B DATA P<2>	44 95
IFPB_TXD6*	AN11	LVDS EG B DATA N<2>	44 95
IFPB_TXD7*	AP11	LVDS EG B DATA P<3>	44 95
IFPB_TXD7*	AN11	LVDS EG B DATA N<3>	44 95
IFPC_AUX	AP2	DP EG AUX CH P	81 95
IFPC_AUX*	AN3	DP EG AUX CH N	81 95
IFPC_L0	AM7	DP EG ML P<0>	81 95
IFPC_L0*	AL5	DP EG ML N<0>	81 95
IFPC_L1	AM5	DP EG ML P<1>	81 95
IFPC_L1*	AM3	DP EG ML N<1>	81 95
IFPC_L2	AM4	DP EG ML P<2>	81 95
IFPC_L2*	AP1	DP EG ML N<2>	81 95
IFPC_L3	AP2	DP EG ML P<3>	81 95
IFPC_L3*	AR2	DP EG ML N<3>	81 95
IFPD_AUX	AP4	NC	
IFPD_AUX*	AN4	NC	
IFPD_L0	AP5	NC	
IFPD_L0*	AN5	NC	
IFPD_L1	AP6	NC	
IFPD_L1*	AN6	NC	
IFPD_L2	AP7	NC	
IFPD_L2*	AN7	NC	
IFPD_L3	AP8	NC	
IFPD_L3*	AN8	NC	
IFPE_AUX	AP9	NC	
IFPE_AUX*	AN9	NC	
IFPE_L0	AP10	NC	
IFPE_L0*	AN10	NC	
IFPE_L1	AP11	NC	
IFPE_L1*	AN11	NC	
IFPE_L2	AP12	NC	
IFPE_L2*	AN12	NC	
IFPE_L3	AP13	NC	
IFPE_L3*	AN13	NC	
IFPF_AUX	AP14	NC	
IFPF_AUX*	AN14	NC	
IFPF_L0	AP15	NC	
IFPF_L0*	AN15	NC	
IFPF_L1	AP16	NC	
IFPF_L1*	AN16	NC	
IFPF_L2	AP17	NC	
IFPF_L2*	AN17	NC	
IFPF_L3	AP18	NC	
IFPF_L3*	AN18	NC	
DACA_VDD	AM15	NC	
DACA_RED	AN15	NC	
DACA_GREEN	AM16	NC	
DACA_BLUE	AN16	NC	
DACA_VREF	AM13	NC	
DACA_RSET	AN13	NC	
DACA_VSYNC	AM14	NC	
DACA_VSYNC	AN14	NC	
DACB_VDD	AM5	NC	
DACB_RED	AN5	NC	
DACB_GREEN	AM6	NC	
DACB_BLUE	AN6	NC	
DACB_VREF	AM4	NC	
DACB_RSET	AN4	NC	
DACB_VSYNC	AM3	NC	
DACB_VSYNC	AN3	NC	
DACC_VDD	AM4	NC	
DACC_RED	AN4	NC	
DACC_GREEN	AM5	NC	
DACC_BLUE	AN5	NC	
DACC_VREF	AM3	NC	
DACC_RSET	AN3	NC	
DACC_VSYNC	AM4	NC	
DACC_VSYNC	AN4	NC	

SYNC MASTER=MUXGFX SYNC DATE=07/10/2008

NV G96 Video Interfaces

Apple Inc.


051-7892 D

REVISION C.0.0

88 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

GPU VCore Regulator




GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	K19	-	-
1	1	1	0	0.92700V	-	K19	-
1	0	1	1	1.00425V	-	-	K19

Other VID states may not be valid

K19 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1




SYNC MASTER=M87 MLB SYNC DATE=10/17/2007

GPU (G96) CORE SUPPLY

Apple Inc.	CREATION NUMBER 051-7892 D
	REVISION C.0.0
	PAGE 89 OF 109

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




SYNC MASTER=DDR		SYNC DATE=12/19/2008	
PAGE TITLE LVDS Display Connector			
DRAWING NUMBER 051-7892		REV D	
REVISION C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 90 OF 109


LVDS Transmitter Termination

All emulated LVDS outputs require this termination


PLACEMENT NOTE=Place at U9600 (All 24 resistors)



DisplayPort Mux



LVDS DDC MUX



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0517	16	RES.MTL.FILM,270 OHM,1%,1/16W,0402,SMD	R9320-R9357		GMUX_2V5
114S0174	16	RES.MTL.FILM,1/16W,357 OHM,1%,0402,SMD	R9320-R9357		GMUX_1V8

SYNC MASTER=AMAZON M98 MLB SYNC DATE=12/05/2008

Muxed Graphics Support

Apple Inc.

051-7892 D


REVISION C.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


93 OF 109

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

Port Power Switch



SYNC MASTER=MUXGFX		SYNC DATE=07/10/2008	
DisplayPort Connector			
 Apple Inc.		CREATING NUMBER 051-7892	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			
		PAGE 94 OF 109	SHEET
		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC,ISL6236,DUAL PWM CTRL,QFN32	U9500	CRITICAL	

SYNC MASTER=MUXGFX SYNC DATE=07/10/2008

1.1V / 1V8 FB Power Supply

Apple Inc.

051-7892 D


REVISION C.0.0

BRANCH

95 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



U9600
XP28
CSBGA-HF

Pin	Signal	Bank
K14	JTAG GMUX TCK	CRITICAL
L13	JTAG GMUX TDI	CRITICAL
K13	JTAG GMUX TDO	CRITICAL
L12	JTAG GMUX TMS	CRITICAL
K2	GMUX TOE	CRITICAL
K1	GMUX_CFG0	CRITICAL
P2	LCD_BKLT_EN	BANK0
N2	LCD_BKLT_PWM	BANK0
P4	LVDS_DDC_SEL_EG	BANK0
N4	LVDS_DDC_SEL_IG	BANK0
N3	DP_MUX_EN	BANK0
M4	DP_MUX_SEL_EG	BANK0
P5	EG_RESET_L	BANK0
M5	EG_RAIL1_EN	BANK0
P6	EG_RAIL2_EN	BANK0
M6	EG_RAIL3_EN	BANK0
P7	EG_RAIL4_EN	BANK0
M7	EG_CLKREQ_OUT_L	BANK0
N7	DP_CA_DET_EG	BANK0
N8	LCD_PWR_EN	BANK0
P9	LPC_AD<0>	BANK0
N9	LPC_AD<1>	BANK0
P10	LPC_AD<2>	BANK0
N10	LPC_AD<3>	BANK0
P12	LPC_FRAME_L	BANK0
P13	LPC_RESET_L	BANK0
N12	LPC_CLK33M_GMUX	BANK0
N14	GMUX_INT	BANK0
B1	LVDS_IG_B_DATA_P<2>	BANK1
B2	LVDS_IG_B_DATA_N<2>	BANK1
C2	TP_GMUX_PL10A	BANK1
D3	TP_GMUX_PL10B	BANK1
D1	LVDS_IG_A_DATA_P<0>	BANK1
E1	LVDS_IG_A_DATA_N<0>	BANK1
D2	LVDS_IG_A_DATA_P<1>	BANK1
E2	LVDS_IG_A_DATA_N<1>	BANK1
F1	LVDS_IG_A_DATA_P<2>	BANK1
G1	LVDS_IG_A_DATA_N<2>	BANK1
F2	LVDS_IG_B_DATA_P<0>	BANK1
G2	LVDS_IG_B_DATA_N<0>	BANK1
H2	LVDS_IG_B_DATA_P<1>	BANK1
I2	LVDS_IG_B_DATA_N<1>	BANK1
H1	LVDS_IG_A_CLK_P	BANK1
H3	LVDS_IG_A_CLK_N	BANK1
I1	LVDS_MUX_SEL_EG	BANK1
I3	TP_GMUX_PL18B_VSYNC	BANK1
K3	=GMUX_PCIE_RESET_L	BANK1
L2	GMUX_PM_SLP_S3_L	BANK1
N1	ALL_EG_PGOOD	BANK1
P1	EG_CLKREQ_IN_L	BANK1
A2	LVDS_B_DATA_P<0>	BANK2
A3	LVDS_B_DATA_N<0>	BANK2
A1	LVDS_B_DATA_P<1>	BANK2
B3	LVDS_B_DATA_N<1>	BANK2
C5	LVDS_B_DATA_P<2>	BANK2
A5	LVDS_B_DATA_N<2>	BANK2
A6	EG_PWRSEQ_EN	BANK2
A7	LVDS_A_CLK_N	BANK2
C8	LVDS_B_CLK_N	BANK2
A8	LVDS_A_CLK_P	BANK2
B9	LVDS_A_DATA_N<0>	BANK2
A9	LVDS_A_DATA_P<1>	BANK2
C10	LVDS_A_DATA_N<1>	BANK2
B10	LVDS_A_DATA_P<2>	BANK2
A10	LVDS_A_DATA_N<2>	BANK2
A11	TP_GMUX_PT20A	BANK2
B12	TP_GMUX_PT20B	BANK2
B13	TP_GMUX_PT32A	BANK2
A13	TP_GMUX_PT32B	BANK2
A14	DP_CA_DET	BANK2
B14	DP_HOTPLUG_DET	BANK2
D12	LVDS_EG_A_DATA_P<0>	BANK2
D13	LVDS_EG_A_DATA_N<0>	BANK2
E11	LVDS_EG_A_DATA_P<1>	BANK2
F12	LVDS_EG_A_DATA_N<1>	BANK2
F11	LVDS_EG_A_DATA_P<2>	BANK2
G12	LVDS_EG_A_DATA_N<2>	BANK2
G11	LVDS_EG_B_DATA_P<0>	BANK2
H12	LVDS_EG_B_DATA_N<0>	BANK2
H11	LVDS_EG_B_DATA_P<1>	BANK2
I12	LVDS_EG_B_DATA_N<1>	BANK2
I11	LVDS_EG_B_DATA_P<2>	BANK2
J12	LVDS_EG_B_DATA_N<2>	BANK2
L14	IG_LCD_PWR_EN	BANK2
M13	EG_LCD_PWR_EN	BANK2
N14	IG_BKLT_EN	BANK2
N13	EG_BKLT_EN	BANK2

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33680025	1	IC, XP2-5, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_5K_BLANK
34152479	1	IC, CPLD, LATTICE, 132CSBGA, K19	U9600	CRITICAL	GMUX_PROG

SYNC MASTER=MUXGFX SYNC DATE=07/10/2008

Graphics MUX (GMUX)

Apple Inc. 051-7892 D


REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

96 OF 109 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *PPVOUT_S0_LCDBKLT_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 * LVDS_IG_BKL_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35382670	1	IC,LP8543,WHT LED BKLT,PROD	U9701	CRITICAL	
116S0004	6	RES,1/16W,0 ohm,5%,0402,SM	R9717,R9718,R9719,R9720,R9721,R9722		

SYNC MASTER=DDR SYNC DATE=12/12/2008

LCD BACKLIGHT DRIVER

Apple Inc.


051-7892 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

97 OF 109 SHEETS


CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



SYNC MASTER=YITE M98 MLB		SYNC DATE=07/02/2008	
PAGE TITLE LCD Backlight Support			
Apple Inc.		CREATION NUMBER	051-7892 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	98 OF 109
SHEET		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

1.8V/1.2V S0 SWITCHER

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=MUXGFX		SYNC DATE=02/01/2008	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.		DESIGN NUMBER	051-7892 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
SHEET		99 OF 109	
IV ALL RIGHTS RESERVED			

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFPPAIR	=1:1_DIFPPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTR	*	=3x_DIELECTRIC	?	FSB_DSTR	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4x signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTR# complementary pairs should be matched within 1 ps of each other, all DSTR#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTR#s.

DSTR# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2x signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADSTB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1x signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_BMIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFPPAIR PRIMARY GAP	DIFPPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTR0	FSB_DSTR_50S	FSB_DSTR	FSB DSTR L P<0>	7 10 14
FSB_DSTR0	FSB_DSTR_50S	FSB_DSTR	FSB DSTR L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTR1	FSB_DSTR_50S	FSB_DSTR	FSB DSTR L P<1>	7 10 14
FSB_DSTR1	FSB_DSTR_50S	FSB_DSTR	FSB DSTR L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTR2	FSB_DSTR_50S	FSB_DSTR	FSB DSTR L P<2>	7 10 14
FSB_DSTR2	FSB_DSTR_50S	FSB_DSTR	FSB DSTR L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTR L P<3>	7 10 14
FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTR L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	10 14
FSB_ADSTR0	FSB_50S	FSB_ADSTR	FSB ADSTR L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTR1	FSB_50S	FSB_ADSTR	FSB ADSTR L<1>	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	7 10 14
FSB_BREQ0 I	FSB_50S	FSB_1X	FSB BREQ0 L	9 10 14
FSB_BREQ1 I	FSB_50S	FSB_1X	FSB BREQ1 L	14
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DEPER L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	7 10 14
FSB_CPURST I	FSB_50S	FSB_1X	FSB CPURST L	9 10 13 14
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10 14
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10 14
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9 10
CPU_FERR I	CPU_50S	CPU_BMIL	CPU FERR L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10 14
CPU_INIT I	CPU_50S	CPU_AGTL	CPU INIT L	10 14
CPU_ASYNC R	CPU_50S	CPU_AGTL	CPU INTR	9 10 14
CPU_ASYNC R	CPU_50S	CPU_AGTL	CPU NMI	9 10 14
CPU_PROCHOT I	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 14 43 63
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 13 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10 14
PM_THRMTRIP L	CPU_50S	CPU_BMIL	PM THRMTRIP L	10 14 43
FSB_CPUSLP I	CPU_50S	CPU_AGTL	FSB CPUSLP L	10 14
CPU_FROM_SB	CPU_50S	CPU_AGTL	CPU DPSLP L	10 14
CPU_DPRSTP I	CPU_50S	CPU_AGTL	CPU DPRSTP L	9 10 14 63
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10 14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13 14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14
CPU_IERR I	CPU_50S		CPU IERR L	10
PM DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	21 63
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	63
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 27
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6 10 13
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	6 10
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6 10 13
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6 10 13
XDP_TRST I	CPU_50S	CPU_ITP	XDP TRST L	6 10 13
XDP_BEM I	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BEM I	CPU_50S	CPU_ITP	XDP BPM L<5>	10 13
(FSB_CPURST I)	CPU_50S	CPU_ITP	XDP CPURST L	13
CPU_50S	CPU_50S	CPU_BMIL	CPU VID<6..0>	9 11
CPU_50S	CPU_50S	CPU_BMIL	IMVP6 VID<6..0>	9 63
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 63
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 63
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	63
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	63

SYNC MASTER=MUXGFX SYNC DATE=02/18/2008

CPU/FSB Constraints

Apple Inc.

051-7892

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

100 OF 109 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

Need to support MEM*-style wildcards!

DDR2:
 DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:
 DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps.
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	15 28
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	15 28
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15 28
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	15 28
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16

SYNC MASTER=MUXGFX SYNC DATE=02/18/2008

Memory Constraints

Apple Inc.	051-7892	D
REVISION	C.0.0	
BRANCH		
PAGE	101 OF 109	
SHEET		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	13.1 MM	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				
MCP_PEX_COMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	*	=4:1_SPACING	?	CRT	CRT	*	CRT_2CRT
CRT_2CRT	*	=STANDARD	?				
CRT_2CLK	*	50 MIL	?				
CRT_2SWITCHER	*	250 MIL	?				
CRT_SYNC	*	16 MIL	?				
MCP_DAC_COMP	*	=2:1_SPACING	?				

CRT signal single-ended impedance varies by location:
 - 37.5-ohm from MCP to first termination resistor.
 - 50-ohm from first to second termination resistor.
 - 75-ohm from output of three-pole filter to connector (if possible).
 R/G/B signals should be matched as close as possible and < 10 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?	SATA	TOP,BOTTOM	=3X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCIE_90D	PCIE	PEG R2D P<15..0>	71
	PCIE_90D	PCIE	PEG R2D N<15..0>	71
PEG_R2D	PCIE_90D	PCIE	PEG R2D C P<15..0>	9 71
	PCIE_90D	PCIE	PEG R2D C N<15..0>	9 71
PEG_D2R	PCIE_90D	PCIE	PEG D2R P<15..0>	9 71
	PCIE_90D	PCIE	PEG D2R N<15..0>	9 71
	PCIE_90D	PCIE	PEG D2R C P<15..0>	71
	PCIE_90D	PCIE	PEG D2R C N<15..0>	71
	PCIE_90D	PCIE	PCIE MINI R2D P	7 31 96
	PCIE_90D	PCIE	PCIE MINI R2D N	7 31 96
ECIE_MINI_R2D	PCIE_90D	PCIE	PCIE MINI R2D C P	17 31
	PCIE_90D	PCIE	PCIE MINI R2D C N	17 31
ECIE_MINI_D2R	PCIE_90D	PCIE	PCIE MINI D2R P	7 17 31
	PCIE_90D	PCIE	PCIE MINI D2R N	7 17 31
	PCIE_90D	PCIE	PCIE FW R2D P	16
	PCIE_90D	PCIE	PCIE FW R2D N	16
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C P	17 16
	PCIE_90D	PCIE	PCIE FW R2D C N	17 16
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R P	17 16
	PCIE_90D	PCIE	PCIE FW D2R N	17 16
	PCIE_90D	PCIE	PCIE FW D2R C P	16
	PCIE_90D	PCIE	PCIE FW D2R C N	16
	PCIE_90D	PCIE	PCIE EXCARD R2D P	96
	PCIE_90D	PCIE	PCIE EXCARD R2D N	96
PCIE_EXCARD_R2D	PCIE_90D	PCIE	PCIE EXCARD R2D C P	9 17
	PCIE_90D	PCIE	PCIE EXCARD R2D C N	9 17
PCIE_EXCARD_D2R	PCIE_90D	PCIE	PCIE EXCARD D2R P	9 17
	PCIE_90D	PCIE	PCIE EXCARD D2R N	9 17
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P	17 71
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N	17 71
MCP_PEX1_REPECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	17 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	17 31
MCP_PEX2_REPECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	17 36
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	17 36
MCP_PEX3_REPECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD P	9 17
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD N	9 17
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_COMP	MCP_PEX_CLK_COMP	17
CRT_RED	CRT_50S	CRT	CRT IG R C PR	18 25
CRT_GREEN	CRT_50S	CRT	CRT IG G Y Y	18 25
CRT_BLUE	CRT_50S	CRT	CRT IG B COMP PB	18 25
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG HSYNC	18 25
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG VSYNC	18 25
MCP_DAC_RSET	MCP_DAC_COMP	MCP_DAC_COMP	MCP TV DAC RSET	18 25
MCP_DAC_VREF	MCP_DAC_COMP	MCP_DAC_COMP	MCP TV DAC VREF	18 25
TMDS_IG_TXC	DP_100D	DISPLAYPORT	TMDS IG TXC P	
TMDS_IG_TXC	DP_100D	DISPLAYPORT	TMDS IG TXC N	
TMDS_IG_TXD	DP_100D	DISPLAYPORT	TMDS IG TXD P<2..0>	
TMDS_IG_TXD	DP_100D	DISPLAYPORT	TMDS IG TXD N<2..0>	
DP_ML	DP_100D	DISPLAYPORT	DP IG ML P<3..0>	9 81
DP_ML	DP_100D	DISPLAYPORT	DP IG ML N<3..0>	9 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP IG AUX CH P	18 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP IG AUX CH N	18 81
MCP_HDMI_RSET	MCP_DV_COMP	MCP_DV_COMP	MCP HDMI RSET	18 25
MCP_HDMI_VPROBE	MCP_DV_COMP	MCP_DV_COMP	MCP HDMI VPROBE	18 25
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK P	18 84
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK N	18 84
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>	18 84
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>	18 84
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA P<3>	9 18
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA N<3>	9 18
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK P	9 18
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK N	9 18
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>	18 84
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>	18 84
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA P<3>	9 18
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA N<3>	9 18
MCP_IFPAB_RSET	MCP_DV_COMP	MCP_DV_COMP	MCP IFPAB RSET	18 25
MCP_IFPAB_VPROBE	MCP_DV_COMP	MCP_DV_COMP	MCP IFPAB VPROBE	18 25
SATA_HDD_R2D	SATA_100D	SATA	SATA HDD R2D C P	20 39
SATA_HDD_R2D	SATA_100D	SATA	SATA HDD R2D C N	20 39
SATA_HDD_R2D	SATA_100D	SATA	SATA HDD R2D P	7 39
SATA_HDD_R2D	SATA_100D	SATA	SATA HDD R2D N	7 39
SATA_HDD_D2R	SATA_100D	SATA	SATA HDD D2R P	20 39
SATA_HDD_D2R	SATA_100D	SATA	SATA HDD D2R N	20 39
SATA_HDD_D2R	SATA_100D	SATA	SATA HDD D2R C P	7 39
SATA_HDD_D2R	SATA_100D	SATA	SATA HDD D2R C N	7 39
SATA_ODD_R2D	SATA_100D	SATA	SATA ODD R2D C P	20 39
SATA_ODD_R2D	SATA_100D	SATA	SATA ODD R2D C N	20 39
SATA_ODD_R2D	SATA_100D	SATA	SATA ODD R2D P	7 39
SATA_ODD_R2D	SATA_100D	SATA	SATA ODD R2D N	7 39
SATA_ODD_D2R	SATA_100D	SATA	SATA ODD D2R P	20 39
SATA_ODD_D2R	SATA_100D	SATA	SATA ODD D2R N	20 39
SATA_ODD_D2R	SATA_100D	SATA	SATA ODD D2R C P	7 39
SATA_ODD_D2R	SATA_100D	SATA	SATA ODD D2R C N	7 39
MCP_SATA_TERM	SATA_100D	SATA_TERM	MCP_SATA_TERM	20

SYNC MASTER=MUXGFX SYNC DATE=02/18/2008

PAGE TITLE

MCP Constraints 1

Apple Inc. 051-7892 D

REVISION C.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

102 OF 109

SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_DEBUG	PCT_55S	PCT	MCP_DEBUG<7..0>	13 19
PCT_AD	PCT_55S	PCT	PCT_AD<23..8>	
PCT_AD24	PCT_55S	PCT	PCT_AD<24>	
PCT_AD	PCT_55S	PCT	PCT_AD<31..25>	
PCT_AD	PCT_55S	PCT	PCT_PAR	
PCT_C_BE_L	PCT_55S	PCT	PCT_C_BE_L<3..0>	
PCT_CNTRL	PCT_55S	PCT	PCT_IRDY_L	
PCT_CNTRL	PCT_55S	PCT	PCT_DEVSEL_L	
PCT_CNTRL	PCT_55S	PCT	PCT_PERR_L	
PCT_CNTRL	PCT_55S	PCT	PCT_SERR_L	
PCT_CNTRL	PCT_55S	PCT	PCT_STOP_L	
PCT_CNTRL	PCT_55S	PCT	PCT_TRDY_L	
PCT_CNTRL	PCT_55S	PCT	PCT_FRAME_L	
PCT_REQ0_L	PCT_55S	PCT	PCT_REQ0_L	19
PCT_GNT0_L	PCT_55S	PCT	PCT_GNT0_L	19
PCT_REQ1_L	PCT_55S	PCT	PCT_REQ1_L	19
PCT_GNT1_L	PCT_55S	PCT	PCT_GNT1_L	19
PCT_INTW_L	PCT_55S	PCT	PCT_INTW_L	
PCT_INTX_L	PCT_55S	PCT	PCT_INTX_L	
PCT_INTY_L	PCT_55S	PCT	PCT_INTY_L	
PCT_INTZ_L	PCT_55S	PCT	PCT_INTZ_L	
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCT_CLK33M_MCP_R	19
	CLK_PCI_55S	CLK_PCI	PCT_CLK33M_MCP	19
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	19 42 44 84
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19 42 44 84
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19 26 84
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R	19 26
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC	26 42
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS	26 44
USB_EXTN	USB_90D	USB	USB_EXTN_P	20 40
	USB_90D	USB	USB_EXTN_N	20 40
	USB_90D	USB	USB_EXTN_MUXED_P	
	USB_90D	USB	USB_EXTN_MUXED_N	
USB_MINI	USB_90D	USB	USB_MINI_P	4 20
	USB_90D	USB	USB_MINI_N	4 20
USB_EXTD	USB_90D	USB	USB_EXTD_P	4 20
	USB_90D	USB	USB_EXTD_N	4 20
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	7 20 31
	USB_90D	USB	USB_CAMERA_N	7 20 31
USB_BT	USB_90D	USB	USB_BT_P	7 20 31
	USB_90D	USB	USB_BT_N	7 20 31
USB_TPAD	USB_90D	USB	USB_TPAD_P	20 50
	USB_90D	USB	USB_TPAD_N	20 50
USB_IR	USB_90D	USB	USB_IR_P	20 41
	USB_90D	USB	USB_IR_N	20 41
USB_EXTB	USB_90D	USB	USB_EXTB_P	20 40
	USB_90D	USB	USB_EXTB_N	20 40
USB_EXCARD	USB_90D	USB	USB_EXCARD_P	9 20
	USB_90D	USB	USB_EXCARD_N	9 20
USB_EXTC	USB_90D	USB	USB_EXTC_P	9 20
	USB_90D	USB	USB_EXTC_N	9 20
MCP_USB_RBIA5	MCP_USB_RBIA5		MCP_USB_RBIA5_GND	20
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	13 21 45
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	13 21 45
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	21 45
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	21 45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	21 55
	HDA_55S	HDA	HDA_BIT_CLK_R	21
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21 55
	HDA_55S	HDA	HDA_SYNC_R	21
HDA_RST_L	HDA_55S	HDA	HDA_RST_L_L	21
	HDA_55S	HDA	HDA_RST_L	21 55
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	21 55
	HDA_55S	HDA	HDA_SDIN_CODEC	
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21 55
	HDA_55S	HDA	HDA_SDOUT_R	21
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP	21
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	21 26
	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	26 42
SPI_CLK	SPT_55S	SPT	SPI_CLK_R	21 44
	SPT_55S	SPT	SPI_CLK	44
SPI_MOST	SPT_55S	SPT	SPI_MOST_R	21 44
	SPT_55S	SPT	SPI_MOST	44
SPI_MISO	SPT_55S	SPT	SPI_MISO	21 44
	SPT_55S	SPT	SPI_MISO_R	44
SPI_CS0	SPT_55S	SPT	SPI_CS0_R_L	21 44
	SPT_55S	SPT	SPI_CS0_L	44

SYNC MASTER=MUXGFX SYNC DATE=02/18/2008

MCP Constraints 2

Apple Inc.

051-7892 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

103 OF 109

SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SR	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD 18
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND 18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R 18 34
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1 33 34
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L 18 33
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO 18 33
ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC 18 33
ENET_EWRDWN_L	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L 18 33
	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R 33
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK 18 33
	ENET_MII_55S	ENET_MII	ENET_RXD R<3..0> 33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD<0> 18 33
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1> 18 33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL 18 33
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK 18 33
ENET_TXD0	ENET_MII_55S	ENET_MII	ENET_TXD<0> 18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1> 18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL 18 33
	ENET_MII_55S	ENET_MII	ENET_RESET_L 18 33
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0> 33 35
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0> 33 35

SYNC MASTER=MUXGFX SYNC DATE=02/18/2008

Ethernet Constraints

Apple Inc. 051-7892 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

104 OF 109 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	+110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	7

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	+55_OHM_DR	+55_OHM_DR	+55_OHM_DR	+55_OHM_DR	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	+3X_DIELECTRIC	7

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NAME	LENGTH
	PHYSICAL	SPACING		
FW_E0_TPA	FW_110D	FW_TP	FW P0 TPA P	36 38
FW_E0_TPA	FW_110D	FW_TP	FW P0 TPA N	36 38
FW_E0_TPB	FW_110D	FW_TP	FW P0 TPB P	36 38
FW_E0_TPB	FW_110D	FW_TP	FW P0 TPB N	36 38
FW_E1_TPA	FW_110D	FW_TP	FW P1 TPA P	36 38
FW_E1_TPA	FW_110D	FW_TP	FW P1 TPA N	36 38
FW_E1_TPB	FW_110D	FW_TP	FW P1 TPB P	36 38
FW_E1_TPB	FW_110D	FW_TP	FW P1 TPB N	36 38
Port 2 Not Used				

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NAME	LENGTH
	PHYSICAL	SPACING		
SD_DATA	SD_55S	SD_INTERFACE	SD D<0>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<1>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<2>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<3>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<4>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<5>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<6>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<7>	7 32
SD_CLK	SD_55S	SD_INTERFACE	SD CLK	7 32
SD_CMD	SD_55S	SD_INTERFACE	SD CMD	7 32

SYNC MASTER=MUXGFX SYNC DATE=02/18/2008

FireWire Constraints

Apple Inc.	DRAWING NUMBER	051-7892 D
	REVISION	C.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
<input type="checkbox"/> SMBUS_SMC_A_S3_SCL	SMB_55S	SMR	SMBUS_SMC_A_S3_SCL 7 45
<input type="checkbox"/> SMBUS_SMC_A_S3_SDA	SMB_55S	SMR	SMBUS_SMC_A_S3_SDA 7 45
<input type="checkbox"/> SMBUS_SMC_B_S0_SCL	SMB_55S	SMR	SMBUS_SMC_B_S0_SCL 45
<input type="checkbox"/> SMBUS_SMC_B_S0_SDA	SMB_55S	SMR	SMBUS_SMC_B_S0_SDA 45
<input type="checkbox"/> SMBUS_SMC_O_S0_SCL	SMB_55S	SMR	SMBUS_SMC_O_S0_SCL 45
<input type="checkbox"/> SMBUS_SMC_O_S0_SDA	SMB_55S	SMR	SMBUS_SMC_O_S0_SDA 45
<input type="checkbox"/> SMBUS_SMC_BSA_SCL	SMB_55S	SMR	SMBUS_SMC_BSA_SCL 45
<input type="checkbox"/> SMBUS_SMC_BSA_SDA	SMB_55S	SMR	SMBUS_SMC_BSA_SDA 45
<input type="checkbox"/> SMBUS_SMC_MGMT_SCL	SMB_55S	SMR	SMBUS_SMC_MGMT_SCL 45
<input type="checkbox"/> SMBUS_SMC_MGMT_SDA	SMB_55S	SMR	SMBUS_SMC_MGMT_SDA 45

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
<input type="checkbox"/> CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P 62
<input type="checkbox"/> CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_N 62
<input type="checkbox"/> CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P 62
<input type="checkbox"/> CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_N 62

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

SYNC MASTER=MUXGFX		SYNC DATE=02/18/2008	
SMC Constraints			
 Apple Inc.		DRAWING NUMBER 051-7892	SIZE D
		REVISION C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 106 OF 109	SHEET

GDDR3 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR3_40R55SE, GDDR3_40SE, GDDR3_80D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR3_CLK, GDDR3_CMD, GDDR3_DATA, GDDR3_DQS.

From T18 MXM: Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_100D, LVDS_100D.

Two tables with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. One for DISPLAYPORT and one for LVDS.

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

MUXGFx Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING, VALUE. Rows include LVDS_A_CLK, LVDS_A_DATA, LVDS_B_CLK, LVDS_B_DATA, DP_ML, DP_AUX_CH.

GDDR3 FB A/B Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING, VALUE. Rows include FB_A_CLK_P, FB_A_CLK_N, FB_A_CLK_P<1>, FB_A_CLK_N<1>, FB_A_MA<1..0>, FB_A_MA<12..6>, FB_A_BA<2..0>, FB_A_RAS_L, FB_A_CAS_L, FB_A_WE_L, FB_A_UCKE, FB_A_LCKE, FB_A_LCS0_L, FB_A_DRAM_RST, FB_A_LMA<5..2>, FB_A_UMA<5..2>, FB_A_WDOS<0>, FB_A_WDOS<1>, FB_A_WDOS<2>, FB_A_WDOS<3>, FB_A_RDQS<0>, FB_A_RDQS<1>, FB_A_RDQS<2>, FB_A_RDQS<3>, FB_A_DO_BYTE0, FB_A_DO_BYTE1, FB_A_DO_BYTE2, FB_A_DO_BYTE3, FB_A_DOM_L<0>, FB_A_DOM_L<1>, FB_A_DOM_L<2>, FB_A_DOM_L<3>, FB_A_WDOS<4>, FB_A_WDOS<5>, FB_A_WDOS<6>, FB_A_WDOS<7>, FB_A_RDQS<4>, FB_A_RDQS<5>, FB_A_RDQS<6>, FB_A_RDQS<7>, FB_A_DO_BYTE0, FB_A_DO_BYTE1, FB_A_DO_BYTE2, FB_A_DO_BYTE3, FB_A_DOM_L<4>, FB_A_DOM_L<5>, FB_A_DOM_L<6>, FB_A_DOM_L<7>.

GDDR3 FB C/D Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING, VALUE. Rows include FB_B_CLK_P<0>, FB_B_CLK_N<0>, FB_B_CLK_P<1>, FB_B_CLK_N<1>, FB_B_MA<1..0>, FB_B_MA<12..6>, FB_B_BA<2..0>, FB_B_RAS_L, FB_B_CAS_L, FB_B_WE_L, FB_B_UCKE, FB_B_LCKE, FB_B_LCS0_L, FB_B_DRAM_RST, FB_B_LMA<5..2>, FB_B_UMA<5..2>, FB_B_WDOS<0>, FB_B_WDOS<1>, FB_B_WDOS<2>, FB_B_WDOS<3>, FB_B_RDQS<0>, FB_B_RDQS<1>, FB_B_RDQS<2>, FB_B_RDQS<3>, FB_B_DO_BYTE0, FB_B_DO_BYTE1, FB_B_DO_BYTE2, FB_B_DO_BYTE3, FB_B_DOM_L<0>, FB_B_DOM_L<1>, FB_B_DOM_L<2>, FB_B_DOM_L<3>, FB_B_WDOS<4>, FB_B_WDOS<5>, FB_B_WDOS<6>, FB_B_WDOS<7>, FB_B_RDQS<4>, FB_B_RDQS<5>, FB_B_RDQS<6>, FB_B_RDQS<7>, FB_B_DO_BYTE0, FB_B_DO_BYTE1, FB_B_DO_BYTE2, FB_B_DO_BYTE3, FB_B_DOM_L<4>, FB_B_DOM_L<5>, FB_B_DOM_L<6>, FB_B_DOM_L<7>.

G96 Net Properties

Table with 5 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING, VALUE. Rows include GPU_CLK27M, GPU_CLK27M_SS, LVDS_EG_A_CLK_P, LVDS_EG_A_CLK_N, LVDS_EG_A_DATA_P<2..0>, LVDS_EG_A_DATA_N<2..0>, LVDS_EG_B_DATA_P<2..0>, LVDS_EG_B_DATA_N<2..0>, DP_ML, DP_AUX_CH.

SYNC MASTER=MUXGFx SYNC DATE=02/18/2008

GPU (G96) CONSTRAINTS

Apple Inc. logo and text: 051-7892 D, C.0.0, NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED SHEET 107 OF 109

PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER? MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP

SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT

SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT

SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT

SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT

NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET

NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET

NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET

NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET

Memory Constraint Relaxations Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER? MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE AREA_TYPE PHYSICAL_RULE_SET

PGA CONSTRAINT RELAXATIONS

PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER? MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP

NET_PHYSICAL_TYPE AREA_TYPE PHYSICAL_RULE_SET

NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET PHYSICAL NET_TYPE SPACING ENET_MDT_100D ENETCONN ENETCONN N<3..0>

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET PHYSICAL NET_TYPE SPACING PCIE_EXCARD PCIE_90D PCIE PCIE_EXCARD R2D P

A

A

Project Specific Constraints Apple Inc. 051-7892 D C.0.0 108 OF 109

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island.

K19 Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL3, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA	MM	15.5.1.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+60_OHM_SE	+60_OHM_SE	23.8 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27F4_OHM_SE	*	Y	0.250 MM	0.250 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.140 MM	0.140 MM	0.175 MM	0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.140 MM	0.140 MM	0.175 MM	0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM	0.150 MM	0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM	0.150 MM	0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM	0.180 MM	0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM	0.180 MM	0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM	0.190 MM	0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM	0.190 MM	0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM	0.230 MM	0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM	0.230 MM	0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM	0.220 MM	0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM	0.220 MM	0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM	0.330 MM	0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM	0.330 MM	0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM	0.330 MM	0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM	0.330 MM	0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_F10M	*	-DEFAULT	?
BGA_F20M	*	-DEFAULT	?
BGA_F30M	*	-DEFAULT	?
PGA_CPD	*	0.073 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1_511_SPACING	*	0.15 MM	?
2_811_SPACING	*	0.18 MM	?
212_SPACING	*	0.2 MM	?
2_511_SPACING	*	0.25 MM	?
313_SPACING	*	0.3 MM	?
413_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_F10M
MM_CLK	*	BGA	BGA_F20M
CLK_PSB	*	BGA	BGA_F20M
CLK_PCIE	*	BGA	BGA_F20M
CLK_SLOW	*	BGA	BGA_F20M
FSR_S07B	FSR_S07B	BGA	BGA_F30M

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

NOTE: From T18 MLB, changed to reflect M99 stackup.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
111_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	N	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM	0.125 MM	0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM	0.125 MM	0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYNC MASTER=M99 MLB SYNC DATE=01/22/2008

PCB Rule Definitions	
Apple Inc.	CREATING NUMBER: 051-7892 D
	REVISION: C.0.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 109 OF 109	SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>