

SCHEM, MLB, M59

09/19/2006

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
A		463525	PRODUCTION RELEASE	9/19/2006	9/19/2006

Page	Contents	Sync
1	Table of Contents	N/A
2	System Block Diagram	N/A
3	Power Block Diagram	N/A
4	BOM Configuration	N/A
5	Functional / ICT Test	N/A
6	Signal Aliases/Misc Comps	N/A
7	CPU 1 OF 2-FSB	(MASTER)
8	CPU 2 OF 2-PWR/GND	(MASTER)
9	CPU Decoupling & VID	(MASTER)
10	CPU MISC1-TEMP SENSOR	(MASTER)
11	CPU ITP700FLEX DEBUG	(MASTER)
12	NB CPU Interface	(MASTER)
13	NB PEG / Video Interfaces	(MASTER)
14	NB Misc Interfaces	(MASTER)
15	NB DDR2 Interfaces	(MASTER)
16	NB Power 1	(MASTER)
17	NB Power 2	(MASTER)
18	NB Grounds	(MASTER)
19	NB (GM) Decoupling	M59_MG 07/25/2006
20	NB Config Straps	(MASTER)
21	SB: 1 OF 4	(MASTER)
22	SB: 2 OF 4	(MASTER)
23	SB: 3 OF 4	M59_MG 07/25/2006
24	SB: 4 OF 4	(MASTER)
25	SB Decoupling	(MASTER)
26	SB Misc	(MASTER)
27	M1 SMBus Connections	(MASTER)
28	DDR2 SO-DIMM Connector A	(MASTER)
29	DDR2 SO-DIMM Connector B	(MASTER)
30	Memory Active Termination	(MASTER)
31	Memory Vtt Supply	(MASTER)
32	DDR2 VRef	(MASTER)
33	CLOCKS	(MASTER)
34	Clock Termination	M59_MG 05/07/2006
35	Mobile Clocking	(MASTER)
36	PATA Connector	(MASTER)
37	FireWire Link (TSB83AA22)	(MASTER)
38	FireWire PHY (TSB83AA22)	(MASTER)
39	ETHERNET CONTROLLER	(MASTER)
40	Ethernet Connector	(MASTER)
41	Yukon Power Control	(MASTER)


Page	Contents	Sync
42	FW PHY Power Supply	(MASTER)
43	FireWire Port Power	(MASTER)
44	FireWire Ports	(MASTER)
45	Camera Connector	(MASTER)
46	External USB Connector	(MASTER)
47	Left I/O Board Connector	(MASTER)
48	PCI-E Connections	(MASTER)
49	SMC	(MASTER)
50	SMC Support	(MASTER)
51	LPC+ Debug Connector	(MASTER)
52	Thermal Sensors	(MASTER)
53	Current & Voltage Sensing	(MASTER)
54	SPI BOOTROM	(MASTER)
55	ALS Support	(MASTER)
56	Fan Connectors	(MASTER)
57	Sudden Motion Sensor (SMS)	(MASTER)
58	TPM	(MASTER)
59	IMVP6 CPU VCore Regulator	(MASTER)
60	5V / 1.5V Power Supply	(MASTER)
61	2.5V & 1.2V Regulators	M59_MG 05/07/2006
62	1.8V Supply	M59_MG 05/07/2006
63	3.3V / 1.05V Power Supplies	M59_MG 05/07/2006
64	3.3V G3Hot Supply & Power Control	M59_MG 08/01/2006
65	Power Aliases	M59_MG 05/07/2006
66	PBus-In,Batt. & 3G Pwr Connectors	(MASTER)
67	ATI M56 PCI-E	(MASTER)
68	GPU (M56) Core Supplies	(MASTER)
69	ATI M56 Core Power	(MASTER)
70	ATI M56 Frame Buffer I/F	(MASTER)
71	GPU Straps	M59_MG 07/25/2006
72	GDDR3 Frame Buffer A	(MASTER)
73	GDDR3 Frame Buffer B	(MASTER)
74	ATI M56 GPIO/DVO/Misc	(MASTER)
75	ATI M56 Video Interfaces	(MASTER)
76	Internal Display Connectors	M59_MG 07/25/2006
77	External Display Connector	M59_MG 07/25/2006
78	M59 Specific Connectors	(MASTER)
79	LVDS Interface Pull-downs	M59_MG 08/01/2006
80	Revision History	N/A
81	Napa Platform Constraints	(MASTER)
82	More System Constraints	(MASTER)
83	M59 Spacing & Physical Constraints	(MASTER)
84	M59 Net Properties	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7150	1	SCHEM,MLB,M59	SCH	CRITICAL	
820-2054	1	PCBF,MLB,M59	PCB	CRITICAL	

DRAWING
TITLE=M59_MLB
ABBREV=DRAWING
LAST MODIFIED=Mon Sep 25 10:45:58 2006


DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	ENG APPD	MFG APPD		
X.XXX :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				820-2054	REV. A.0.0
				SHEET 1 OF 84	



<http://mycomp.su/xl>

System Block Diagram
 SYNC_MASTER=N/A SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	2		84



Power Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	3	84	

2.16Ghz BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7849	PCBA, 2.16GHZ, 128VRAM, M59, MBP15	EEE_WTE, M59_COMMON, CPU_2_16GHZ, VRAM_SAM128

2.33Ghz BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7851	PCBA, 2.33GHZ, 256VRAM, M59, MBP15	EEE_WTG, M59_COMMON, CPU_2_33GHZ, VRAM_SAM256

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:WTE]	CRITICAL	EEE_WTE
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:WTG]	CRITICAL	EEE_WTG

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M59_COMMON	ALTERNATE, COMMON, M59_COMMON1, M59_COMMON2, M59_COMMON3
M59_COMMON1	BOOTROM_FINAL, ENET_LOWPOWER_EN, ENETPWR_S3AC, GPU_BB_CTL, D3CPGOOD_3V3
M59_COMMON2	ITP, KBDLED_HAS, LPCPLUS, LVDS_PD, MEMVREF_S3
M59_COMMON3	MEMVTT_EN_PU, RTUSB_ESD, SMC_PRGRM, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
VRAM_INF128	GPU_MEM_NOT_SAM, VRAM_128_INFINEON
VRAM_SAM128	VRAM_128_SAMSUNG
VRAM_INF256	GPU_MEM_256M, GPU_MEM_NOT_SAM, VRAM_256_INFINEON
VRAM_SAM256	GPU_MEM_256M, VRAM_256_SAMSUNG
M59_TPM	TPM

EXTRA TPM options:
SMC_TPM_GPI02
SMC_TPM_GPI01
SMC_TPM_PP

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SDRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SDRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
333S0376	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_INFINEON
333S0377	4	IC, SDRAM, GDDR3, 16MX32, 600MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_INFINEON
337S3391	1	IC, MDC, B2, PRQ, 2.16G, 34W, 667M, 4M, 479BGA	U0700	CRITICAL	CPU_2_16GHZ
337S3393	1	IC, MDC, B2, PRQ, 2.33G, 24W, 667M, 4M, 479BGA	U0700	CRITICAL	CPU_2_33GHZ
341S1922	1	IC, EFI, BOOTROM DEVELOPMENT (UNLOCKED), M59	U6301	CRITICAL	BOOTROM_DEVEL
341S1923	1	IC, EFI, BOOTROM_FINAL (LOCKED), M59	U6301	CRITICAL	BOOTROM_FINAL
338S0274	1	IC, SMC, HSB, 2116	U5800	CRITICAL	SMC_BLANK
341S1929	1	IC, PRGRM, SMC (NEW), M59	U5800	CRITICAL	SMC_PRGRM
338S0269	1	IC, 945GM, NORTHBRIDGE	U1200	CRITICAL	
338S0270	1	IC, 888925, CIGARET BREV XCV, 640 QFN, NO	U4101	CRITICAL	
338S0368	1	IC, ATI, M59L-13P, GRAPHICRTL, LF 880BGA	U8400	CRITICAL	
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	TPM
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	
343S0385	1	IC, ICH7M, BGA	U2100	CRITICAL	
353S1461	1	IC, 15L9504, SYNC REG CTRL, QFN48	U7530	CRITICAL	
359S0109	1	LOW POWER CLOCK SYNTHESIZER, 68PIN	U3301	CRITICAL	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0094	128S0060		ALL	330uF, 2V, 5000M, D2
128S0095	128S0060		ALL	330uF, 2V, 5000M, D2
128S0081	128S0061		ALL	150uF, 6.3V, 25000M, C2
376S0448	376S0445		ALL	817806ADM for FDM6296
393S1465	393S1461		ALL	Equivalent 15L9504 for 15L9504
152S0287	152S0435		ALL	Alternate for Onboard MEM31
128S0093	128S0092		ALL	33uF, 16V, D2

BOM Configuration

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	4	84	

Functional Test Points

Power Supply NO_TESTS

NO_TEST	EXPOSED_VIA	TEST POINT	LOC
TRUE		IMVP6 RBIAS	59C7
TRUE		IMVP6 COMP	59A7
TRUE		P5V85 RUNSS	60C5 64A6
TRUE		P1V5S0 RUNSS	587 6004 6406
TRUE		P1V2S3 RT	61B6
TRUE		P1V2S3 RUNSS	41C4 61B7
TRUE		P3V3S5 COMP	587 6306
TRUE		P3V3S5 FSET	587 6306
TRUE		P1V05S0_COMP	6C7 63A7
TRUE		P1V05S0 FSET	587 63B7
TRUE		P3V42G3H_FB	64C3
TRUE		GPUVCORE_COMP	68C7
TRUE		GPUVCORE_FSET	68C7
TRUE		GPUBBP_ADJ	68B7
TRUE		GPUBBN_FB	68A3
TRUE		GPUVCORE_FB	68C7
TRUE		GPUVCORE_FB_RC	68C3
TRUE		GPUVCORE_ISEN	68C5
TRUE		GPUVCORE_LG	68C5
TRUE		GPUVCORE_PHASE	68C5
TRUE		GPUVCORE_UG	68D5
TRUE		IMVP6_COMP_RC	59A8
TRUE		IMVP6_DFB	59B6
TRUE		IMVP6_FB	59A7
TRUE		IMVP6_OCSET	59C6
TRUE		IMVP6_VDIFF	59C7
TRUE		IMVP6_VDIFF_RC	59A8
TRUE		P1V05S0_BOOT	63A5
TRUE		P1V05S0_BOOT_R	63A5
TRUE		P1V05S0_COMP	507 63A7
TRUE		P1V05S0_COMP_R	63A7
TRUE		P1V05S0_FB	63A7
TRUE		P1V05S0_FB_RC	63A3
TRUE		P1V05S0_FSET	507 63B7
TRUE		P1V05S0_ISEN	63A5
TRUE		P1V05S0_LG	63A5
TRUE		P1V05S0_PHASE	63A5
TRUE		P1V05S0_UG	63A5
TRUE		P1V5S0_RUNSS	507 6004 6406
TRUE		P3V3S5_BOOT	6304
TRUE		P3V3S5_BOOT_R	6304
TRUE		P3V3S5_COMP	507 6306
TRUE		P3V3S5_COMP_R	6306
TRUE		P3V3S5_FB	6306
TRUE		P3V3S5_FB_RC	6302
TRUE		P3V3S5_FSET	507 6306
TRUE		P3V3S5_ISEN	6304
TRUE		P3V3S5_LG	6304
TRUE		P3V3S5_UG	6304
TRUE		CK410_XTAL_IN	33C6

CPU FSB NO_TESTS

NO_TEST	EXPOSED_VIA	TEST POINT	LOC
TRUE		FSB_A L<31..3>	708 708 1204 1204 84D6
TRUE		FSB_ADS L	7D6 1204 84D6
TRUE	TRUE	FSB_ADSTB L<1..0>	708 708 1204 84D6
TRUE		FSB_BNR L	7D6 1204 84D6
TRUE		FSB_BREQ L	7D6 1204 84D6
TRUE		FSB_D L<63..0>	783 784 7C3 7C4 1284 1206 12D6 84D6
TRUE		FSB_DBSY L	7D6 1284 84D6
TRUE	TRUE	FSB_DINV L<3..0>	783 784 7C3 7C4 1284 84D6
TRUE		FSB_DRDY L	7D6 1284 84D6
TRUE	TRUE	FSB_DSTBN L<3..0>	783 784 7C3 7C4 1284 84D6
TRUE	TRUE	FSB_DSTBP L<3..0>	783 784 7C3 7C4 1284 84D6
TRUE		FSB_HIT L	7D6 1284 84D6
TRUE		FSB_HITM L	7D6 1284 84D6
TRUE		FSB_LOCK L	7D6 1284 84D6
TRUE		FSB_REQ L<4..0>	7D8 1284 1284 84D6

Fan Connectors

FUNC_TEST	TEST POINT	LOC
TRUE	=PP5V_S0_FAN_LT	56C7 65A1
TRUE	FAN_LT_PWM	56B6
TRUE	FAN_LT_TACH	56B6
TRUE	FAN_RT_PWM	56B3
TRUE	FAN_RT_TACH	56B3

Battery Digital Connector

FUNC_TEST	TEST POINT	LOC
TRUE	SMC_BS_ALERT_L	49C5 50B2 64B5
TRUE	=SMBUS_BATT_SCL	27C1 64B5
TRUE	=SMBUS_BATT_SDA	27C1 64B5
TRUE	GND_BATT	64B5

LPC+ Debug Connector

FUNC_TEST	TEST POINT	LOC
TRUE	=PP3V3_S5_LPCPLUS	51C4 65D3
TRUE	=PP5V_S0_LPCPLUS	51C4 65A1
TRUE	LPC_AD<0>	21D4 49D7 51C4 58C6
TRUE	LPC_AD<1>	21D4 49D7 51C4 58C6
TRUE	LPC_FRAME_L	21C5 49C7 51C4 58C6
TRUE	PM_CLKRUN_L	23C8 49C5 51C4 58C6
TRUE	BOOT_LPC_SPI_L	22A3 49C7 51B4
TRUE	SMC_TMS	49A5 50B2 51B4
TRUE	DEBUG_RST_L	26B1 51B4
TRUE	SMC_TRST_L	49C1 51B4
TRUE	SMC_TDO	49A5 50B2 51B4
TRUE	SMC_MDI	49C1 51B4
TRUE	SMC_TX_L	46B5 49C7 50B2 50B3 51B4
TRUE	FWH_INIT_L	21C4 50D3 51C5
TRUE	PCI_CLK_PORT80_LPC	34D6 51C5
TRUE	LPC_AD<2>	21D4 49C7 51C5 58C6
TRUE	LPC_AD<3>	21D4 49C7 51C5 58C6
TRUE	INT_SERIRQ	23C8 49C7 51C5 58C6
TRUE	PM_SUS_STAT_L	23C5 49C5 50A2 51B5 58C6
TRUE	SMC_TDI	49A5 50B2 51B5
TRUE	SMC_TCK	49C5 50B2 51B5
TRUE	SMC_RST_L	49C3 50D6 51B5
TRUE	SMC_NMI	49C1 51B5
TRUE	SMC_RX_L	46B5 49C7 50B2 50B3 51B5
TRUE	SV_SET_UP	23B6 23C3 51B5

Left I/O Data Connector

FUNC_TEST	TEST POINT	LOC
TRUE	=PP1V5_S0_LIO	47D6 65C6
TRUE	=PPDCIN_G3H_LIO	47D6 65A8
TRUE	=PP5V_S5_LIO	47D6 65B1
TRUE	=PP3V42_G3H_LIO	47D6 65D3
TRUE	PP5V_S0_AUDIO_PWR	47D4
TRUE	PP5V_S0_AUDIO	47C4
TRUE	GND_AUDIO_PWR	47A4
TRUE	GND_AUDIO	47A4
TRUE	ACZ_SDATAIN<0>	21C7 47B6 48A4
TRUE	ACZ_SDATAOUT	21C7 47B6 48A4
TRUE	ACZ_BITCLK	21C7 47B6 48A4
TRUE	ACZ_RST_L	21C7 47B3 48A4
TRUE	EXCARD_OC_L	6C3 47C6 50B3
TRUE	LTUSB_OC_L	47C6 47C6
TRUE	LIO_BATT_ISENSE	47D6 53C3
TRUE	SMC_SYS_ISET	47D6 49A5
TRUE	SMC_BATT_ISET	47B6 49A5
TRUE	SMC_BATT_CHG_EN	47D6 49D7 50A2
TRUE	SMC_BC_ACOK	47B6 49C5 50A2
TRUE	SMC_ADAPTER_EN	43B7 47C6 49D5
TRUE	LIO_P3V3S0_EN_L	50A2
TRUE	LIO_DCIN_ISENSE	47B6 44C6
TRUE	LIO_P3V3S3_EN	47B6 53C5
TRUE	SMC_BATT_TRICKLE_EN_L	47B6 49D7 50A2
TRUE	SYS_ONEWIRE	47D6 49B7 50B2
TRUE	MINI_CLKREQ_L	34A3 47C6
TRUE	SMC_EXCARD_CP	47B6 49B7 50A2
TRUE	EXCARD_CLKREQ_L	34A3 47C6
TRUE	SMC_EXCARD_PWR_EN	47B6 49B7
TRUE	LIO_PLT_RESET_L	26C1 47C6
TRUE	ACZ_SYNC	21C7 47B6 48A4
TRUE	=USB2_LT_N	6C3 47C3
TRUE	=USB2_LT_P	6C3 47C3
TRUE	=USB2_EXCARD_N	6C3 47C3
TRUE	=USB2_EXCARD_P	6C3 47C3
TRUE	=PCIE_EXCARD_R2D_N	47B3 48C6
TRUE	=PCIE_EXCARD_R2D_P	47B3 48C6
TRUE	=PCIE_EXCARD_D2R_N	47B3 48B6
TRUE	=PCIE_EXCARD_D2R_P	47B3 48C6
TRUE	PCIE_CLK100M_EXCARD_P	34C3 47B3
TRUE	PCIE_CLK100M_EXCARD_N	34B3 47B3
TRUE	=PCIE_MINI_R2D_N	47B3 48C6
TRUE	=PCIE_MINI_R2D_P	47B3 48C6
TRUE	=PCIE_MINI_D2R_N	47C3 48C6
TRUE	=PCIE_MINI_D2R_P	47C3 48C6
TRUE	PCIE_CLK100M_MINI_P	34D4 47C3
TRUE	PCIE_CLK100M_MINI_N	34D4 47C3
TRUE	=SMBUS_LIO_SMC_SCL	27D1 47C3
TRUE	=SMBUS_LIO_SMC_SDA	27D1 47C3
TRUE	=SMBUS_LIO_SB_SCL	27B6 47C3
TRUE	=SMBUS_LIO_SB_SDA	27B6 47C3
TRUE	PCIE_WAKE_L	23C8 39C6 47C3

Left ALS Connector

FUNC_TEST	TEST POINT	LOC
TRUE	=PP3V3_S3_LTALS	45C3 78C5
TRUE	ALS_GAIN	6D5 49A5 78C6
TRUE	LTALS_OUT	55C7 78C6
TRUE	GND	

Thermal Diode Connectors

FUNC_TEST	TEST POINT	LOC
TRUE	HSTHMSNS_DX_P	52C5
TRUE	HSTHMSNS_DX_N	52C5
TRUE	RSFSTHMSNS_D_P	52D5
TRUE	RSFSTHMSNS_D_N	52C5

Other Func Test Points

FUNC_TEST	TEST POINT	LOC
TRUE	=PP1V05_S0_REG	53A4 63A2 65D8
TRUE	PM_SYSRST_L	23C5 26C5 49B7
TRUE	SMC_ONOFF_L	49C5 50B2 50C6 78C2

Current Sense Calibration

FUNC_TEST	TEST POINT	LOC
TRUE	ISENSE_CAL_EN	49B7 53A8
TRUE	=PP5V_S0_ISENSECAL	53A8 65A1
TRUE	=PP1V8_S3_REG	62C1 65B8
TRUE	=PP1V5_S0_REG	60C1 65C8
TRUE	PPVCORE_S0_GPU	
TRUE	PPVCORE_S0_CPU	65D1
TRUE	GND	

2 TPs per
8 TPs, 2 with each of above TP pairs

Left I/O Power Connector

FUNC_TEST	TEST POINT	LOC
TRUE	=PPBUS_G3H_LIO_CONN	65C3 66C4
TRUE	GND	

Request for at least 10 GND test points
NOTE: 10 additional GND test points are called out separately in these notes.

EXPOSED_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

Misc EXPOSED_VIA Nets

EXPOSED_VIA	TEST POINT	LOC
TRUE	DMI_N2S_P<1..0>	14B4 22D2
TRUE	DMI_N2S_N<1..0>	14B4 22D2
TRUE	SB_CLK100M_SATA_P	21B6 34C3
TRUE	SB_CLK100M_SATA_N	21B6 34C3

Camera Connector

FUNC_TEST	TEST POINT	LOC
TRUE	=PP5V_S3_CAMERA	45C3 65B1
TRUE	=USB2_CAMERA_N	6C3 45C3
TRUE	=USB2_CAMERA_P	6D1 45B3

RTC Battery Connector

FUNC_TEST	TEST POINT	LOC
TRUE	PPVBATT_G3C_RTC	24D6
TRUE	GND	

Inverter Connector


FUNC_TEST	TEST POINT	LOC
TRUE	GND_CHASSIS_INVERTER	6A8
TRUE	PPBUS_S0_INVERTER	76A5
TRUE	GND_INVERTER	76A5
TRUE	INVERTER_PWM	76A5
TRUE	PP5V_INVERTER_SW	76A5

Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	5	84	



8 7 6 5 4 3 2 1

D

C

B

A

D

C

B

A

USB Port "A" (Debug Port) = Right USB 2.0 Port

4685	=USB2_RT_P	=	USB2_RT_P	=	USB_A_P	2302
4685	=USB2_RT_N	=	USB2_RT_N	=	USB_A_N	2302
4603	=RTUSB_OC_L	=	RTUSB_OC_L	=	USB_A_OC_L	2304 2308

USB Port "B" = Trackpad (Geysler)

7803	=USB_TRACKPAD_P	=	USB_TRACKPAD_P	=	USB_B_P	2302
7803	=USB_TRACKPAD_N	=	USB_TRACKPAD_N	=	USB_B_N	2302
	UNUSED_USB_B_OC_L	=		=	USB_B_OC_L	2304 2308

USB Port "C" = Left USB 2.0 Port

4703	581	=USB2_LT_P	=	USB2_LT_P	=	USB_C_P	2302
4703	581	=USB2_LT_N	=	USB2_LT_N	=	USB_C_N	2302
4706	501	=LTUSB_OC_L	=		=	USB_C_OC_L	2304 2308

USB Port "D" = Camera

4583	544	=USB2_CAMERA_P	=	USB2_CAMERA_P	=	USB_D_P	2302
4503	544	=USB2_CAMERA_N	=	USB2_CAMERA_N	=	USB_D_N	2302
		UNUSED_USB_D_OC_L	=		=	USB_D_OC_L	2304 2308

USB Port "E" = ExpressCard

4703	581	=USB2_EXCARD_P	=	USB2_EXCARD_P	=	USB_E_P	2302
4703	581	=USB2_EXCARD_N	=	USB2_EXCARD_N	=	USB_E_N	2302
5083	4706	501	=EXCARD_OC_L	=		USB_E_OC_L	2304 2308

USB Port "F" = IR Receiver

7884	=USB_IR_P	=	USB_IR_P	=	USB_F_P	2302
7884	=USB_IR_N	=	USB_IR_N	=	USB_F_N	2302

USB Port "G" = Bluetooth (M13L)

7802	=USB_BT_P	=	USB_BT_P	=	USB_G_P	2302
7802	=USB_BT_N	=	USB_BT_N	=	USB_G_N	2302


USB Port "H" = Reserved

2302	601	TP_USB_H_P	=	TP_USB_H_P	602	2302
2302	601	TP_USB_H_N	=	TP_USB_H_N	602	2302


FireWire Aliases

4204	=PP3V3_FWPHY_REG	=	PP3V3_FWPHY	=	PP3V3_FWPHY	3807 4488
		=		=	PP3V3_FWPHY_CORE	4204
		=		=	PP3V3_FWLATEVG	4488
		=		=	PP3V3_FWLATEVG_ACTIVE	4347
4201	=PP1V95_FWPHY_CORE_LDO	=	PP1V95_FWPHY	=	PP1V95_FWPHY	3805
		=		=	PP1V95_FWPHY_CORE	3882
		=		=	PP1V95_FWPHY_OSC	3882
4507	604	SMC_RSTGATE_L	=	SMC_FWRSTGATE_L	3748	
3706	22A7	PCI_AD<19>	=	FW_PCI_IDSEL	3747	
		PCI_GNT3_L	=	FW_PCI_GNT_L	3703	
2284		PCI_REQ3_L	=	FW_PCI_REQ_L	3703	
2602	2286	PCI_REQ3_L	=	FW_PCI_REQ_L	3703	


Chassis GNDs




Thermal Module Holes



Frame holes



RAM door (Torx) holes



LVDS pulldown aliases


7989	=LVDS_PD_U_CLK_N	=	LVDS_U_CLK_CONN_N	=	LVDS_U_CLK_CONN_N	7682 7607 7901
7989	=LVDS_PD_U_CLK_P	=	LVDS_U_CLK_CONN_P	=	LVDS_U_CLK_CONN_P	7682 7607 7901
7909	=LVDS_PD_U_DATA_P<0>	=	LVDS_U_DATA_CONN_P<0>	=	LVDS_U_DATA_CONN_P<0>	7602 7607 7901
7909	=LVDS_PD_U_DATA_N<0>	=	LVDS_U_DATA_CONN_N<0>	=	LVDS_U_DATA_CONN_N<0>	7602 7607 7901
7989	=LVDS_PD_U_DATA_P<1>	=	LVDS_U_DATA_CONN_P<1>	=	LVDS_U_DATA_CONN_P<1>	7602 7607 7901
7989	=LVDS_PD_U_DATA_N<1>	=	LVDS_U_DATA_CONN_N<1>	=	LVDS_U_DATA_CONN_N<1>	7602 7607 7901
7989	=LVDS_PD_U_DATA_P<2>	=	LVDS_U_DATA_CONN_P<2>	=	LVDS_U_DATA_CONN_P<2>	7602 7607 7901
7989	=LVDS_PD_U_DATA_N<2>	=	LVDS_U_DATA_CONN_N<2>	=	LVDS_U_DATA_CONN_N<2>	7602 7607 7901
7909	=LVDS_PD_L_CLK_N	=	LVDS_L_CLK_CONN_N	=	LVDS_L_CLK_CONN_N	7602 7607 7901
7909	=LVDS_PD_L_CLK_P	=	LVDS_L_CLK_CONN_P	=	LVDS_L_CLK_CONN_P	7602 7607 7901
7909	=LVDS_PD_L_DATA_P<0>	=	LVDS_L_DATA_CONN_P<0>	=	LVDS_L_DATA_CONN_P<0>	7602 7607 7901
7909	=LVDS_PD_L_DATA_N<0>	=	LVDS_L_DATA_CONN_N<0>	=	LVDS_L_DATA_CONN_N<0>	7602 7607 7901
7909	=LVDS_PD_L_DATA_P<1>	=	LVDS_L_DATA_CONN_P<1>	=	LVDS_L_DATA_CONN_P<1>	7602 7607 7901
7909	=LVDS_PD_L_DATA_N<1>	=	LVDS_L_DATA_CONN_N<1>	=	LVDS_L_DATA_CONN_N<1>	7602 7607 7901
7909	=LVDS_PD_L_DATA_P<2>	=	LVDS_L_DATA_CONN_P<2>	=	LVDS_L_DATA_CONN_P<2>	7602 7607 7901
7909	=LVDS_PD_L_DATA_N<2>	=	LVDS_L_DATA_CONN_N<2>	=	LVDS_L_DATA_CONN_N<2>	7602 7607 7901

Signal Aliases/Misc Comps

SYNC_MASTER=N/A	SYNC_DATE=N/A
-----------------	---------------

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	6	84	




CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHEET 7 OF 84		



http://mycomp.su

CPU 2 OF 2-PWR/GND

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
	SCALE NONE	SHEET 8	OF 84

CPU VCORE HF AND BULK DECOUPLING




CPU VCORE VID Connections


Resistors to allow for override of CPU VID
Will probably be removed before production



VCCA (CPU AVdd) Decoupling



VCCP (CPU I/O) Decoupling



CPU Decoupling & VID


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 9 OF 84		
NONE			



http://mycompasu/xl

CPU MISC1-TEMP SENSOR

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	10	84	

CPU ITP700FLEX DEBUG SUPPORT

Note: This connection to 1V5_S0 is to steal this mounting pad to add to the 1.5V S0 shape and to provide better feeding of the 1.5V NB rail through its current sense resistor



CPU ITP700FLEX DEBUG


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	11		84



NB CPU Interface

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	12	84	

LVDS Disable
 Can leave all signals NC if LVDS is not implemented
 Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
 VCCD_LVDS must remain powered with proper decoupling.
 Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC


Unused DAC outputs must remain powered, but can omit
 filtering components. Unused DAC outputs should
 connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
 Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
 VCCA_TVDBG to 1.5V power rail. Tie VSSA_TVDBG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
 HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
 rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN#
 SDVO_INT#
 SDVO_FLDSTALL#


SDVO_TVCLKIN
 SDVO_INT
 SDVO_FLDSTALL

SDVOB_RED#
 SDVOB_GREEN#
 SDVOB_BLUE#
 SDVOB_CLKN
 SDVOC_RED#
 SDVOC_GREEN#
 SDVOC_BLUE#
 SDVOC_CLKN

SDVOB_RED
 SDVOB_GREEN
 SDVOB_BLUE
 SDVOB_CLKP
 SDVOC_RED
 SDVOC_GREEN
 SDVOC_BLUE
 SDVOC_CLKP

NB PEG / Video Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 13 OF 84		
NONE			



NB Misc Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
	SCALE NONE	SHEETS 14 OF 84	



NB Power 1


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	16		84



<http://www.vinafix.vn>

NB Power 2


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	17	84	



NB Grounds

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
	SCALE NONE	SHEETS 18	OF 84



NB (GM) Decoupling
 SYNC_MASTER=M59_MG SYNC_DATE=07/25/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
	SHT 19	OF 84	



<http://mycomp.cu/xl>

NB Config Straps


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	REV.
NONE	20	84	



NOTE:
 POR IS SMC WILL PUT LAN INT'F
 INTO RESET STATE TO SAVE PWR.
 INTEL CONFIRMS OK TO LEAVE PINS AS NC


NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	REV.
NONE	21	84	



D

C

B

A

D

C

B

A

SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHEET 22	OF 84	SIZE	DRAWING NUMBER	REV.
			D	051-7150	A.0.0



APPLE COMPUTER INC.



NOTE FOR R2323 (DEF-NOSTUFF) | STRAPPING & PWROK RISING: SB WILL DISABLE TOO TIMER SYSTEM REBOOT FEATURE


NOTE FOR GPIO25:
 - HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
 - CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (EMI AC COUPLING MODE STRAP)

LAYOUT NOTE:
 PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

NOTE:
 SV_SET_UP IS LINDACARD DETECT
 HI = PRESENT
 LO = NOT PRESENT

SB: 3 OF 4
 SYNC_MASTER=M59_MG SYNC_DATE=07/25/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	23		84



NOTE FOR VCCLAN_3_3:
S3 IF INTERNAL LAN IS USED
S0 OR S3 IF NOT

NOTE:
VCC3_3/VCC3_3 IDE AND VCC3_3 PCI CAN BE 1.5V OR 3.3V
DEPENDING ON VIO OF AZALIA INTERFACE
CODEC IC'S CONSIDERED SO FAR ARE 3.3V

SB: 4 OF 4


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	24		84




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	REV.
NONE	25	84	

RTC Battery Connector





518S0452

NOTE: R2607 and D2600 form the double-fault protection for RTC battery.



Pullup on SB_GPIO4 removed as it now defaults low for use as DVI_HPD in mixed graphics solution.


SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Silk: "SYS RST"


Platform Reset Connections



Initial resistor values are based on CRB, but may change after characterization.



1G00 used as small & cheap inverter



SB Misc
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	A.0.0
SCALE	SHT	OF	
NONE	26	84	

ICH7-M SMBus Connections







SMC "0" SMBus Connections

SMC "B" SMBus Connections

SMC "A" SMBus Connections

SMC "Battery A" SMBus Connections

SMC "Battery B" SMBus Connections



M1 SMBus Connections
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	27	84	

<http://mycomp.su/xl>

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Factory" (thru-hole) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
	SCALE NONE	SHEET 29	OF 84

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	30		84


Page Notes

Power aliases required by this page:
 - =PP5V_S0_MEMVTT
 - =PP1V8_S0_MEMVTT
 - =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


DDR2 Vtt Regulator



<http://mycompd.su/xl>

Memory Vtt Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	31	84	



<http://mycomp.su/xl>


DDR2 Vref


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	32	84	



(EACH POWER PIN PLACED ONE 0.1UF)
 (PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH7 GPIO18 STPPCI*)
 (FROM ICH7 GPIO20 STPCPU*)

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)

(GPU PCI-E 100 MHZ)

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?

(ICH7M DMI 100 MHZ)

(FOR PCI-E CARD)

(ICH SATA 100 MHZ)

(FROM ICH7 GPIO35)

(GMCH G_CLKIN 100 MHZ)

(FROM GMCH CLK_REQ*)

(WIRELESS PCI-E 100 MHZ)

(NB CRT/TV GRAPHICS DOTCLK 100MHZ)

(GIGA LAN PCI-E 100 MHZ)

(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM CPU VCORE PWR GOOD)

(ICH7M USB 48MHZ)

(ICH7M,SIO,LPC REF. 14.318MHZ)


FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM

* FOR EXT. GRAPHIC SYSTEM

CLOCKS
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	33	84	



PLACEMENT of these caps should be close as possible to the resistors

NEED TO CHECK THE BSEL PULLS

NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
#	0	1	1	200M
#	1	0	0	100M
#	1	0	1	333M
#	1	1	0	400M
#	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination

SYNC_MASTER=M59_MG SYNC_DATE=05/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE SHEET: 34 OF 84

DRAWING NUMBER: 051-7150 REV: A.0.0

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

TPM Crystal Circuit



SMC G3Hot Oscillator



Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	35	84	


IDE (ODD) Connector



<http://mycomp.su/xl>





- 2186 SATA A R2D C P == TP SATA A R2DP MAKE_BASE=TRUE
- 2186 SATA A R2D C N == TP SATA A R2DN MAKE_BASE=TRUE
- 2186 SATA A D2R P == TP SATA A D2RP MAKE_BASE=TRUE
- 2186 SATA A D2R N == TP SATA A D2RN MAKE_BASE=TRUE



Placement note
Place within 12.7mm
from ball of SB


PATA Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	36		84



FireWire Link (TSB83AA22)
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	NONE	SHT	37 OF 84



<http://www.vinafix.vn>

FireWire PHY (TSB83AA22)
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	38	84	



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PART	QTY
	SPACING	PHYSICAL		
PROVIDED	ENETCONN	ENET 100d	ENETCONN P<0>	4003
	ENETCONN	ENET 100d	ENETCONN N<0>	4003
	ENETCONN	ENET 100d	ENETCONN P<1>	4003
BY	ENETCONN	ENET 100d	ENETCONN N<1>	4003
	ENETCONN	ENET 100d	ENETCONN P<2>	4003
ETHERNET	ENETCONN	ENET 100d	ENETCONN N<2>	4003
	ENETCONN	ENET 100d	ENETCONN P<3>	4003
PHY	ENETCONN	ENET 100d	ENETCONN N<3>	4003
	ENETCONN	ENET 100d	ENETCONN P<0>	4003

Page Notes

Power aliases required by this page:

- =PP2V5_ENET
- =GND_CHASSIS_ENET



Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Transformers should be mirrored on opposite sides of the board




Setting attribute VOLTAGE to arbitrary value to help constraint manager find correct topology
NEAR ENET_MDI_N<0/1>

Ethernet Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	40	84	

Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

When ENETPWR_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

Yukon Power Control


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	41	84	



<http://www.vinafix.vn>

FW PHY Power Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	42	84	


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWRSW (system supply for bus power)
 - =PP3V3_S0_FWPORTFWRSW


Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

Current Limit/Active Late-VG Protection



Late-VG Event Detection



FireWire Port Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	43	84	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL
PROVIDED	FW	FW_110d	FW_PORT1_TPA_P 4485 4405
	FW	FW_110d	FW_PORT1_TPA_N 4485 4405
	FW	FW_110d	FW_PORT1_TPB_P 4485 4405
BY	FW	FW_110d	FW_PORT1_TPB_N 4485 4405
	FW	FW_110d	FW_PORT2_TPA_FL_P 4482
	FW	FW_110d	FW_PORT2_TPA_FL_N 4482
PHY	FW	FW_110d	FW_PORT2_TPB_FL_P 4482
	FW	FW_110d	FW_PORT2_TPB_FL_N 4482
PAGE	FW	FW_110d	FW_PORT2_TPB_FL_N 4482

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_S5_FWLATEVG
 - =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:
 (NONE)


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


Termination
Place close to FireWire PHY



Note: The peaking inductors were changed to resistors to allow placement in an area restricted by DFM rules for only Rs and Cs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S0414	4	IND, 18nH-15mA, 0402	L4660, L4661, L4662, L4663	CRITICAL	

Late-VG Protection Power




PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin. R4690 should be 390 Ohms max for a 3.3V rail

"Snapback" & "Late VG" Protection




Cable Power




Note: Trace PPFW_PORT1_VP should handle up to 5A


PORT 1 BILINGUAL




"Snapback" & "Late VG" Protection



Cable Power



PORT 2 1394A



FireWire Ports

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	84
NONE	44		

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

Camera Connector



<http://mycompisu/xl>

Camera Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	45		84

8

7

6


5

4

3

2

1




<http://www.vinafix.vn>

External USB Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	46	84	

Left I/O Board Connector



Left I/O Board Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	47		84

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	48	84	

8

7

6

5




4

3

2

1

UNUSED PINS HAVE THE FORMAT SMC_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.



SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	REV.
NONE	49	84	

SMC Reset Button / Brownout Detect




Silk: "SMC_RST"

SMC Crystal Circuit





Debug Power Button




Silk: "PWR_BTN"




SMC AVREF Supply



SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting




SMC PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation


1.7V Reference

5V Comp threshold set to 4.480V (89.6%)

ISL6269 undervoltage threshold 81-87% (2.67 - 2.87V)
NOTE: R5965 acts as 10k pull-up for PGOOD signal




System (Sleep) LED Circuit



SMC Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7150	A.0.0
SCALE	SHT	OF
NONE	50	84




<http://mkyondsu/xl>


LPC+ Debug Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	51		84

GPU/Heat Pipe & Bottom Case Skin Thermal Sensor



GPU Die Thermal Sensor



Thermal Sensors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	52	84	





R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)

R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

<http://mycomp.su/>

SPI BOOTROM
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	54		84

8

7

6

5


4

3


2

1


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	55	84	



<http://mycomp.su/xl>

Fan Connectors


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 56 OF 84		
NONE			




APN: 338S0354

Desired orientation when placed on board top-side:




Desired orientation when placed on board bottom-side:



M59 placement: Bottom-side

Sudden Motion Sensor (SMS)
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT		OF
NONE	57		84



LAYOUT NOTE:
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 58 OF 84		
NONE			





Vout = 4.98V
11.5A max output
(Q7621 limit)

Vout = 1.49V
8A max output
(L7660 & Q7660 limit)

Vout = 0.8V * (1 + Ra / Rb)

Connect to RUNSS pins to control outputs.
If unconnected, powers up with VIN.
NOTE: Be aware of pull-ups to VIN on these signals.

Placement Note:
PLACE C7675 NEAR U7670 PIN 7!


5V / 1.5V Power Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	60	84	


D

D


2.5V S3 Regulator



2.5V S0 FET




2.5V D3Cold FET




C

C

1.2V S3 Regulator



1.2V D3Cold FET



B


B

A

A


2.5V & 1.2V Regulators
 SYNC_MASTER=M59_MG SYNC_DATE=05/07/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 61 OF 84		
NONE			




<http://mycomp.su/ki>

1.8V D3Cold FET



1.8V Supply
 SYNC_MASTER=M59_MG SYNC_DATE=05/07/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	62	84	



3.3V / 1.05V Power Supplies


SYNC_MASTER=M59_MG SYNC_DATE=05/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7150	REV. A.0.0
	SCALE NONE	SHEET 63	OF 84

Power Control Signals



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator



State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PG0OD Signals

6081 =P5V1V5 PG0OD	TP P5V P1V5 PG0OD
6284 =P1V8S3 PG0OD	TP P1V8S3 PG0OD

Other S0 Rails PWRGD Circuit

Does not include D3C rails for GPU!!



3.3V G3Hot Supply & Power Control

SYNC_MASTER=M59_MG SYNC_DATE=08/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	64	84	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

Left I/O Power Connector



Battery Connector (Digital Signals)



<http://mycomp.su/xl>


PBus-In, Batt. & 3G Pwr Connectors


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	66	84	



ATI M56 PCI-E

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	67	84	

GPU VCore Current Sense

GPU VCore Supply



Placement Note:
Keep C8590, C8591
R8590, R8594 and R8597
close to inductor


Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active.
When inactive, provides VDDC to BBP pins.
NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$



$$V_{out}(low) = 0.59V * (1 + R_a/R_b)$$


$$V_{out}(high) = 0.59V * (1 + R_a/R_{eq})$$

$$R_{eq} = R_b || R_c$$

For proper M56 power sequence, this pull-up must be powered before VCore
Pull-up voltage must be high enough to satisfy BBP FET Vgs (where V_s = 1.2V)
SI3446DV max Vgs is 1.6V
Vin must be > 2.8V

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active.
When inactive, provides VSS to BBN pins.



$$V_{out} = -V_{in} * R_b / R_a$$

Recommended values:
R_a = V_{in} / 50 uA
R_b = -V_{out} / 50 uA

$$V_{out} = -0.55V$$

125mA max output
(Regulator limit)

GPU (M56) Core Supplies		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	68	84	

Page Notes

Power aliases required by this page:
 - =PP1V5_GPU_VDD15
 - =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



ATI M56 Core Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	NONE	SHT	69 OF 84

Page Notes

Power aliases required by this page:
- =PPIV8R2V0_S0_FB_GPU
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)




ATI M56 Frame Buffer I/F
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, PART. Values: D, 051-7150, A.0.0, NONE, 70, 84.



APPLE COMPUTER INC.



ROMCFGID[3..0]
 0000 = 128MB
 0010 = 256MB
 0100 = 64MB
 0110 = Reserved


GPIO	Function	Test Point	Notes
GPU GPIO 0	IPD	TESTIN[0]	TX_PWRS_ENb
GPU GPIO 1	IPD	TESTIN[1]	TX_DEEMPH_EN
GPU GPIO 2		VDD_VCL	Reserved
GPU GPIO 3		TESTIN[3]	Reserved
GPU GPIO 4	IPD	TESTIN[4]	DEBUG_ACCESS
GPU GPIO 5		TESTIN[5]	Reserved
GPU GPIO 6		TESTIN[6]	Reserved
GPU GPIO 7		ENA_BL	Reserved
GPU GPIO 8		ROMSO	Reserved
GPU GPIO 9	IPD	ROMSI	ROMIDCFG[3]
GPU GPIO 10		ROMSCK	TESTOUT[8]
GPU GPIO 11	IPD	TESTOUT[9]	ROMIDCFG[0]
GPU GPIO 12	IPD	TESTOUT[10]	ROMIDCFG[1]
GPU GPIO 13	IPD	TESTOUT[11]	ROMIDCFG[2]
GPU GPIO 14		TESTIN[8]	Reserved
GPU GPIO 15		TESTIN[9]	PWRCNTL
GPU GPIO 16			SS_IN
GPU GPIO 17			Thm Mon' Int
GPU GPIO 18			NC GPU GPIO 18
GPU GPIO 19			NC GPU GPIO 19
GPU GPIO 20			NC GPU GPIO 20
GPU GPIO 21			NC GPU GPIO 21
GPU GPIO 22			NC GPU GPIO 22
GPU GPIO 23			NC GPU GPIO 23
GPU GPIO 24			GPU MEM 256M
GPU GPIO 25			NC GPU GPIO 25
GPU GPIO 26			NC GPU GPIO 26
GPU GPIO 27			GPU MEMID
GPU GPIO 28			NC GPU GPIO 28
GPU GPIO 29			NC GPU GPIO 29
GPU GPIO 30			NC GPU GPIO 30
GPU GPIO 31			NC GPU GPIO 31
GPU GPIO 32			NC GPU GPIO 32
GPU GPIO 33			NC GPU GPIO 33
GPU GPIO 34			NC GPU GPIO 34

Signal	Test Point	Notes
GPU CLK27M	GPU XTALIN	Renamed signals
NC GPU XTALOUT	GPU XTALOUT	Unused signals
NC ATI ROMCS L	TP ATI ROMCS L	Unused signals
NC FB A MA12	TP FB A MA12	Unused signals
NC FB B MA12	TP FB B MA12	Unused signals
NC GPU GENERIC A	GPU GENERIC A	Unused signals
NC GPU GENERIC B	GPU GENERIC B	Unused signals
NC GPU GENERIC C	GPU GENERIC C	Unused signals
NC GPU VGA R	GPU VGA R	Unused signals
NC GPU VGA G	GPU VGA G	Unused signals
NC GPU VGA B	GPU VGA B	Unused signals
TP GPU VGA HSYNC	GPU VGA HSYNC	Unused signals
TP GPU VGA VSYNC	GPU VGA VSYNC	Unused signals
NC GPU TV Y	GPU TV Y	Unused signals
NC GPU TV C	GPU TV C	Unused signals
NC GPU TV COMP	GPU TV COMP	Unused signals
NC LVDS U DATAP<3>	LVDS U DATA P<3>	Unused signals
NC LVDS U DATAN<3>	LVDS U DATA N<3>	Unused signals
NC LVDS L DATAP<3>	LVDS L DATA P<3>	Unused signals
NC LVDS L DATAN<3>	LVDS L DATA N<3>	Unused signals
NC ATI DVPCCLK	ATI DVPCCLK	Unused signals
NC ATI DVPCNTL<2..0>	ATI DVPCNTL<2..0>	Unused signals
NC ATI DVPPDATA<15..0>	ATI DVPPDATA<15..0>	Unused signals

Required for debug access

TP ATI DVPPDATA<23..16> = ATI DVPPDATA<23..16>

Also required: GPIO10 - GPIO13



GPU Straps

SYNC_MASTER=M59_MG SYNC_DATE=07/25/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT 71 OF 84		
NONE			

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.

GDDR3 Frame Buffer A


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer B			
SYNC_MASTER=(MASTER)			SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	73	OF 84

Page Notes


Power aliases required by this page:

- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:

- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
(NONE)



ATI M56 GPIO/DVO/Misc	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	74	84	

Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	75	84	A.0.0

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	7583 77C3
	VGA	VGA	GPU_G2	7583 77C3
	VGA	VGA	GPU_B2	7583 77C3
	LVDS	LVDS	LVDS_U_CLK_P	7583 79C3
	LVDS	LVDS	LVDS_U_CLK_N	7583 79C3
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	7583 7983 79C3
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	7583 79C3
	LVDS	LVDS	LVDS_L_CLK_P	75A3 79C3
	LVDS	LVDS	LVDS_L_CLK_N	75A3 79C3
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	75A3 79C3
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	75A3 79C3
	LVDS	LVDS	LVDS_U_CLK_CONN_P	681 7682 79C1
	LVDS	LVDS	LVDS_U_CLK_CONN_N	681 7682 79C1
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>	681 7682 76C3 79C1 79D1
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>	681 76C2 79C1 79D1
	LVDS	LVDS	LVDS_L_CLK_CONN_P	681 76C3 79C1
	LVDS	LVDS	LVDS_L_CLK_CONN_N	681 76C3 79C1
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>	6A1 681 76C3 79C1
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>	6A1 76C3 79C1
	TMDS	TMDS	TMDS_CLK_P	75C3 7788 84B4
	TMDS	TMDS	TMDS_CLK_N	75C3 7788 84B4
	TMDS	TMDS	TMDS_DATA_P<5..3>	75C3 77A8 7788 84A4
	TMDS	TMDS	TMDS_DATA_N<5..3>	75C3 77A8 7788 84A4
	TMDS	TMDS	TMDS_DATA_P<2..0>	75C3 77C8 77D8 84A4
	TMDS	TMDS	TMDS_DATA_N<2..0>	75C3 77C8 77D8 84A4

LCD (LVDS) INTERFACE



INVERTER INTERFACE




Internal Display Connectors
 SYNC_MASTER=M59_MG SYNC_DATE=07/25/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	84
NONE	76		

TMDS Filtering

Place termination components close to GPU, common mode chokes near connector.




VGA SYNC BUFFERS



PLACE U9750 & U9751 CLOSE TO DVI CONNECTOR


DVI INTERFACE

DVI DDC CURRENT LIMIT (55mA requirement per DVI spec)



Isolation required for DVI power switch

3V LEVEL SHIFTERS




External Display Connector


External Display Connector
 SYNC_MASTER=M59_MG
 SYNC_DATE=07/25/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	77	84	


Left ALS Connector



Top-Case Connector



SATA HDD & IR & SIL Flex Connector



M59 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	78	84	


LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be OV.




PGOOD Monitor for GPU Rails

D3CPGOOD_ALL BOM option stuffs LTC2903 circuit to monitor all D3C rails to qualify D3CPGOOD. D3CPGOOD_3V3 BOM option uses only PP3V3_D3C to qualify D3CPGOOD.




LVDS I/F Mux




LVDS Mux Selection Qualification


Enables the GPU LVDS path in the mux with the qualification that the GPU has turned on panel power and that the panel power has risen to (near) 3.3V. This should eliminate need for LVDS pulldowns



Panel/Backlight Control Mux



GPU DDC Pass FETs



LVDS Interface Pull-downs

SYNC_MASTER=M59_MG SYNC_DATE=08/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	NONE	SHT	OF
		79	84

8

7

6

5

4

3

2

1

Date - Radar # - Description

Date - Radar # - Description

Date - Radar # - Description

DMS Release #01000

2006/05/26 - 4508681 - Release for Proto

DMS Release #04000

2006/06/30 - 4566939 - Release for EVT

DMS Release #07000

2006/08/07 - 4607952 - Release for DVT

DMS Release #0A000

2006/09/19 - 4726575 - Release for PVT

D

D

C

C

B

B

A

A

<http://mycomp.su/xl>

Revision History

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7150	A.0.0
SCALE	SHT	OF
NONE	80	84

8

7

6

5

4

3

2

1

www.vinafix.vn

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	
FSB_ADDR2ADDR	*	=2:1_SPACING	
FSB_ADSTB	*	=3:1_SPACING	
FSB_ADDR2ADSTB	*	=3:1_SPACING	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	
FSB_DATA2DATA	*	=2:1_SPACING	
FSB_DSTB	*	=3:1_SPACING	
FSB_DATA2DSTB	*	=3:1_SPACING	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended.
 Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs.
 Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs.
 DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer.
 Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.
 NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_27O1	*	=2:1_SPACING	
CPU_COMP	*	25 MIL	
CPU_OTLREF	*	25 MIL	
CPU_ITP	*	=2:1_SPACING	
CPU_VCCSENSE	*	25 MIL	

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	
MEM_CTRL2CTRL	*	=2:1_SPACING	
MEM_CTRL2MEM	*	=3:1_SPACING	
MEM_CMD2CMD	*	=1.5:1_SPACING	
MEM_CMD2MEM	*	=3:1_SPACING	
MEM_DATA2DATA	*	=1.5:1_SPACING	
MEM_DATA2MEM	*	=3:1_SPACING	
MEM_DQS2MEM	*	=3:1_SPACING	
MEM_2OTHER	*	25 MIL	

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CLK	MEM_CMD	*	MEM_CMD2MEM
MEM_CLK	MEM_DATA	*	MEM_DATA2MEM
MEM_CLK	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CMD2CTRL
MEM_CTRL	MEM_DATA	*	MEM_DATA2CTRL
MEM_CTRL	MEM_DQS	*	MEM_DQS2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2CTRL
MEM_DATA	MEM_CMD	*	MEM_DATA2CMD
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2DQS

Need to support MEM_*-style wildcards!

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	
DMI	*	20 MIL	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	
SATA	*	20 MIL	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=1.8:1_SPACING	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2	*	=4:1_SPACING	
USB2_CLK	*	25 MIL	

DG says minimum spacing 50 mils to clocks

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	
SPI	*	=1.8:1_SPACING	

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	
CLK_PCIE	*	20 MIL	
CLK_MED	*	20 MIL	
CLK_SLOW	*	10 MIL	

Napa Platform Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	81	84	

GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35S_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FB_ADCTRL	*	=2.5:1_SPACING	
FB_CLK	*	=2.5:1_SPACING	
FB_DATA	*	=2.5:1_SPACING	

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.
 CTRL lines are 55-ohm single-ended impedance.
 DQ/DQM/DQS lines are 40-ohm single-ended impedance.
 NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.
 NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"
 SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	=3:1_SPACING	
TMDS	*	=3:1_SPACING	
VGA	*	15 MIL	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS_PAIR2PAIR	*	25 MIL	
TMDS_PAIR2PAIR	*	25 MIL	

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.
 LVDS and TMDS pairs should be kept at least 25 mils apart.
 Ground shields can be used around each pair if spacing cannot be met.
 VGA should be routed as close to 75-ohms single-ended impedance as possible.
 VGA signals should be kept at least 15 mils from other traces.
 Ground shields recommended around VGA signals.
 NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"
 SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET	*	=3:1_SPACING	
FW	*	=3:1_SPACING	

note

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	


http://mycomp.su/xl

More System Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	82	84	

M59 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA				MM	15.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
40_OHM_SE	*	Y	0.131 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM			
35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM			
35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

Unsupported rule

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM
75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	0.077 MM	0.077 MM	=STANDARD	0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	
STANDARD	*	=DEFAULT	
BGA_P1MM	*	=DEFAULT	
BGA_P2MM	*	=DEFAULT	
BGA_P3MM	*	=DEFAULT	

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	
1.8:1_SPACING	*	0.18 MM	
2:1_SPACING	*	0.2 MM	
2.5:1_SPACING	*	0.25 MM	
3:1_SPACING	*	0.3 MM	
4:1_SPACING	*	0.4 MM	

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	ISL2, ISL11	0.1 MM	
1.8:1_SPACING	ISL2, ISL11	0.1 MM	
2:1_SPACING	ISL2, ISL11	0.1 MM	
2.5:1_SPACING	ISL2, ISL11	0.1 MM	
3:1_SPACING	ISL2, ISL11	0.1 MM	
4:1_SPACING	ISL2, ISL11	0.1 MM	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	ISL2, ISL11	0.1 MM	
CLK_PCIE	ISL2, ISL11	0.1 MM	
CLK_MED	ISL2, ISL11	0.1 MM	
CLK_SLOW	ISL2, ISL11	0.1 MM	
CPU_COMP	ISL2, ISL11	0.1 MM	
CPU_OTLREF	ISL2, ISL11	0.1 MM	
CPU_VCCSENSE	ISL2, ISL11	0.1 MM	
DMI	ISL2, ISL11	0.1 MM	
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	
MEM_ZOTHER	ISL2, ISL11	0.1 MM	
PCIE	ISL2, ISL11	0.1 MM	
SATA	ISL2, ISL11	0.1 MM	
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	
VGA	ISL2, ISL11	0.1 MM	

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR OVERRIDE	*	=2:1_SPACING OVERRIDE	OVERRIDE
FSB_ADDR2ADDR OVERRIDE	*	=STANDARD OVERRIDE	OVERRIDE
FSB_ADSTB OVERRIDE	*	=2:1_SPACING OVERRIDE	OVERRIDE
FSB_ADDR2ADSTB OVERRIDE	*	=2:1_SPACING OVERRIDE	OVERRIDE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA OVERRIDE	*	=2:1_SPACING OVERRIDE	OVERRIDE
FSB_DATA2DATA OVERRIDE	*	=STANDARD OVERRIDE	OVERRIDE
FSB_DSTB OVERRIDE	*	=2:1_SPACING OVERRIDE	OVERRIDE
FSB_DATA2DSTB OVERRIDE	*	=2:1_SPACING OVERRIDE	OVERRIDE

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_ZOTHER OVERRIDE	*	0.5 MM OVERRIDE	OVERRIDE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_2PCI OVERRIDE	*	0.1 MM OVERRIDE	OVERRIDE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	PCI	*	PCI_2PCI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

"Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD

FSB_ANALOG
FSB_P2MM
I2C
GND
MEM_PP1V8_S3
FB_PP1V8
PCI
PCI_55S

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S OVERRIDE	*	OVERRIDE	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D OVERRIDE	*	OVERRIDE	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE

M59 Spacing & Physical Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	83	84	

8		7		6		5		4		3		2		1		
D	ELECTRICAL_CONSTRAINT_SET	NET_TYPE														
		PHYSICAL	SPACING													
		FSB_55S	FSB_COMMON	FSB_ADS L	505	704	1204									
		FSB_55S	FSB_COMMON	FSB_BNR L	505	704	1204									
		FSB_55S	FSB_COMMON	FSB_BPRT L	706	1204										
		FSB_55S	FSB_COMMON	FSB_BREQ L	505	704	1204									
		FSB_55S	FSB_COMMON	FSB_DBSY L	505	704	1284									
		FSB_55S	FSB_COMMON	FSB_DEFER L	706	1284										
		FSB_55S	FSB_COMMON	FSB_DPWR L	783	1284										
		FSB_55S	FSB_COMMON	FSB_DRDY L	505	704	1284									
		FSB_55S	FSB_COMMON	FSB_HIT L	505	704	1284									
		FSB_55S	FSB_COMMON	FSB_HITM L	505	704	1284									
		FSB_55S	FSB_COMMON	FSB_LOCK L	505	704	1284									
		FSB_55S	FSB_COMMON	FSB_RS L<2..0>	706	1284										
		FSB_55S	FSB_COMMON	FSB_TRDY L	706	1284										
		FSB_55S	FSB_COMMON	FSB_CPURST L	706	1185	1204									
		FSB_55S	FSB_DATA	FSB_D L<63..0>	505	783	784	703	704	1286	1206	1206				
		FSB_55S	FSB_DATA	FSB_DINV L<3..0>	505	783	784	703	704	1284						
		FSB_55S	FSB_DATA	FSB_DSTBP L<3..0>	505	783	784	703	704	1284						
		FSB_55S	FSB_DATA	FSB_DSTBN L<3..0>	505	783	784	703	704	1284						
		FSB_55S	FSB_ADDR	FSB_A L<31..3>	505	708	708	1204	1204							
		FSB_55S	FSB_ADDR	FSB_REQ L<4..0>	505	708	1204	1284								
		FSB_55S	FSB_ADDR	FSB_ADSTB L<3..0>	505	708	708	1204								
		FSB_55S		FSB_IERR L	706											
		FSB_55S		FSB_FERR L	783	2104										
		FSB_55S		CPU_PWRGD	708	2104										
		FSB_55S		CPU_INTR	708	2104										
		FSB_55S		CPU_NMI	708	2104										
		FSB_55S		CPU_A20M L	708	2104										
		FSB_55S		CPU_DPSLP L	783	2104										
		FSB_55S		CPU_IGNNE L	708	2104										
		FSB_55S		CPU_INIT L	706	2104										
		FSB_55S		CPU_SMI L	708	2104										
		FSB_55S		CPU_STPCLK L	708	2104										
		FSB_55S	CPU_2701	CPU_THERMTRIP L												
		FSB_55S	CPU_2701	PM DPRSLPVR	1487	2303	5908									
		FSB_55S	CPU_2701	IMVP DPRSLPVR	5907											
		FSB_55S	CPU_GTLREF	CPU_GTLREF	784											
		FSB_55S	CPU_COMP	CPU_COMP<3>	783											
		FSB_55S	CPU_COMP	CPU_COMP<2>	783											
		FSB_55S	CPU_COMP	CPU_COMP<1>	783											
		FSB_55S	CPU_COMP	CPU_COMP<0>	783											
		FSB_55S	CPU_ITP	XDP_BPM L<5..0>	705	1183										
		FSB_55S	CPU_ITP	CPU_XDP_CLK P	1183	3403										
		FSB_55S	CPU_ITP	CPU_XDP_CLK N	1183	3403										
		FSB_55S	CPU_ITP	ITPRESET L	1183											
		FSB_55S	CPU_2701	CPU_VID<6..0>	887	902	8486									
		FSB_55S	CPU_2701	CPU_VID<6..0>	887	902	8486									
		THERM	CPU_27F48	CPU_VCCSENSE P	886	59A1										
		THERM	CPU_27F48	CPU_VCCSENSE N	886	59A1										
			CPU_27F48	IMVP6_VSEN P	59A3											
			CPU_27F48	IMVP6_VSEN N	59A3											
	B															
A																

http://mycomp.su/xl

M59 Net Properties
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7150	A.0.0
SCALE	SHT	OF	
NONE	84	84	