



REV	ECN	DESCRIPTION OF REVISION

SCHEM, FLYING_CLOUD, MLB, K90i
"EVT3" 11/22/10

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

Page	(.cna)	Contents	Sync	Date
1	1	Table of Contents	MASTER	MASTER
2	2	System Block Diagram	K17_REF	06/30/2009
3	3	Power Block Diagram	K17_REF	06/30/2009
4	4	Revision History	MASTER	MASTER
5	5	BOM Configuration	K17_REF	05/28/2009
6	7	FUNC TEST	K24_MLB	07/20/2009
7	8	Power Aliases	K91_MLB	05/15/2010
8	9	Signal Aliases	K91_MLB	05/15/2010
9	10	CPU DMI/PEG/FDI/RSVD	ANNE_K90I	06/22/2010
10	11	CPU CLOCK/MISC/JTAG	ANNE_K90I	06/28/2010
11	12	CPU DDR3 INTERFACES	ANNE_K90I	06/18/2010
12	13	CPU POWER	ANNE_K90I	06/18/2010
13	14	CPU GROUNDS	ANNE_K90I	06/18/2010
14	16	CPU DECOUPLING-I	JACK_K90I	06/28/2010
15	17	CPU DECOUPLING-II	JACK_K90I	06/28/2010
16	18	PCH SATA/PCIE/CLK/LPC/SPI	K91_MLB	06/18/2010
17	19	PCH DMI/FDI/GRAPHICS	K91_MLB	06/18/2010
18	20	PCH PCI/FLASHCACHE/USB	K91_MLB	06/10/2010
19	21	PCH MISC	K91_MLB	06/18/2010
20	22	PCH POWER	K91_MLB	06/25/2010
21	23	PCH GROUNDS	K91_MLB	05/27/2010
22	24	PCH DECOUPLING	K91_MLB	06/25/2010
23	25	CPU & PCH XDP	ANNE_K90I	06/22/2010
24	26	USB HUBS	K91_MLB	06/08/2010
25	27	Clock (CK505)	K91_MLB	06/21/2010
26	28	Chipset Support	LINDA_K90I	07/08/2010
27	29	DDR3 SO-DIMM Connector A	MASTER	MASTER
28	30	DDR3 Byte/Bit Swaps	ANNE_K90I	06/22/2010
29	31	DDR3 SO-DIMM Connector B	MASTER	MASTER
30	32	CPU Memory S3 Support	ANNE_K90I	06/22/2010
31	33	FSB/DDR3/FRAMBUF Vref Margining	K91_MLB	06/01/2010
32	34	X19/ALS/CAMERA CONNECTOR	K91_MLB	05/15/2010
33	35	SD READER CONNECTOR	K91_MLB	05/26/2010
34	36	T29 Host (1 of 2)	T29	10/12/2010
35	37	T29 Host (2 of 2)	T29	10/12/2010
36	38	T29 Power Support	T29	10/12/2010
37	39	ETHERNET PHY (CAESAR IV)	K91_MLB	05/26/2010
38	40	Ethernet Connector	K91_MLB	05/26/2010
39	41	FireWire LLC/PHY (FW643E)	T27_MLB	07/20/2009
40	42	FireWire Port & PHY Power	T27_MLB	12/15/2009
41	43	FireWire Connector	T27_MLB	07/28/2009
42	45	SATA/IR/SIL Connectors	K91_MLB	05/15/2010
43	46	External USB Connectors	K91_MLB	06/01/2010
44	48	Front Flex Support	K91_MLB	05/15/2010
45	49	SMC	LINDA_K90I	07/07/2010

Page	(.cna)	Contents	Sync	Date
46	50	SMC Support	LINDA_K90I	07/08/2010
47	51	LPC+SPI Debug Connector	K91_MLB	05/15/2010
48	52	SMBus Connections	K91_MLB	05/26/2010
49	53	Voltage & Load Side Current Sensing	LINDA_K90I	10/22/2010
50	54	High Side Current Sensing	LINDA_K90I	10/22/2010
51	55	Thermal Sensors	LINDA_K90I	10/22/2010
52	56	Fan	K24_MLB	07/20/2009
53	57	WELLSRING 1	LINDA_K90I	07/12/2010
54	58	WELLSRING 2	LINDA_K90I	07/12/2010
55	59	Digital Accelerometer	LINDA_K90I	07/08/2010
56	61	SPI ROM	K91_MLB	05/15/2010
57	62	AUDIO: CODEC/REGULATOR	LENG_K90I	08/10/2010
58	63	AUDIO: LINE INPUT FILTER	LENG_K90I	08/10/2010
59	65	AUDIO: HEADPHONE FILTER	LENG_K90I	08/10/2010
60	66	AUDIO: SPEAKER AMP	LENG_K90I	08/10/2010
61	67	AUDIO: JACK	LENG_K90I	08/10/2010
62	68	AUDIO: JACK TRANSLATORS	LENG_K90I	08/10/2010
63	69	DC-In & Battery Connectors	JACK_K90I	08/20/2010
64	70	PBus Supply & Battery Charger	JACK_K90I	10/11/2010
65	71	System Agent Supply	JACK_K90I	08/19/2010
66	72	5V/3.3V SUPPLY	JACK_K90I	10/04/2010
67	73	1.5V DDR3 Supply	JACK_K90I	10/11/2010
68	74	CPU IMVP7 & AXG VCore Regulator	JACK_K90I	10/14/2010
69	75	CPU IMVP7 & AXG VCore Output	JACK_K90I	09/03/2010
70	76	CPUVCCIO (1.05V) Power Supply	JACK_K90I	08/19/2010
71	77	Misc Power Supplies	JACK_K90I	08/19/2010
72	78	Power FETs	JACK_K90I	10/22/2010
73	79	Power Control 1/ENABLE	JACK_K90I	10/22/2010
74	90	LVDS CONNECTOR	K24_MLB	07/20/2009
75	93	DisplayPort/T29 A MUXing	T29	10/16/2010
76	94	DisplayPort/T29 A Connector	T29	10/16/2010
77	97	LCD Backlight Driver	VENMIRI_K90I	06/25/2010
78	100	CPU Constraints	ANNE_K90I	06/08/2010
79	101	Memory Constraints	ANNE_K90I	05/28/2010
80	102	PCH Constraints 1	K91_MLB	05/15/2010
81	103	PCH Constraints 2	K91_MLB	05/15/2010
82	104	Ethernet/FW Constraints	K91_MLB	05/15/2010
83	105	T29 Constraints	Master	06/21/2010
84	106	SMC Constraints	K91_MLB	05/15/2010
85	108	Project Specific Constraints	ANNE_K90I	06/08/2010
86	109	PCB Rule Definitions	ANNE_K90I	06/08/2010


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8658	1	SCHEM,MLB,K90I	SCH	CRITICAL	
820-2936	1	PCHP,MLB,K90I	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Mon Nov 22 19:21:11 2010


DRAWING TITLE		SCHEM, FLYING CLOUD, MLB, K90i	
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION			
BRANCH			
PAGE		1 OF 109	
SHEET		1 OF 86	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNC MASTER=K17_REF		SYNC DATE=06/30/2009	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	2 OF 109
		SHEET	2 OF 86



K90I POWER SYSTEM ARCHITECTURE



SYNC MASTER=K17_REF		SYNC DATE=06/30/2009	
PAGE TITLE			
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	3 OF 109
		SHEET	3 OF 86



8 7 6 5 4 3 2 1

PROTO:

D

D

C

C

B

B

A

A

www.chinafix.com

8 7 6 5 4 3 2 1

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 4 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET 4 OF 86	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8 7 6 5 4 3 2 1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-1294	PCBA, 2.5G, K901	K901_COMMON, CPU_2_5GHZ, EEEE_DDRQ
639-1581	PCBA, 2.7G, K901	K901_COMMON, CPU_2_7GHZ, EEEE_DH78
639-1698	PCBA, 2.6G, K901	K901_COMMON, CPU_2_6GHZ, EEEE_DH8F
639-1699	PCBA, 2.3G, K901	K901_COMMON, CPU_2_3GHZ, EEEE_DH8G
085-1998	K901 MLB DEVELOPMENT BOM	K901_DEVEL:ENG

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DDRQ]	CRITICAL	EEEE_DDRQ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DH78]	CRITICAL	EEEE_DH78
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DH8F]	CRITICAL	EEEE_DH8F
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DH8G]	CRITICAL	EEEE_DH8G

K901 BOM GROUPS

BOM GROUP	BOM OPTIONS
K901_COMMON	ALTERNATE, COMMON, K901_COMMON1, K901_COMMON2, K901_DEBUG:ENG, K901_PROGPARTS, USBHUB_2513B, T29BST:Y
K901_COMMON1	BATT_3S, CPUMEM_S0, SMC_DEBUG_YES, HUB1_2NONREM, HUB2_3NONREM, T29:YES, DP_SDRV:A2, SDRV_PD, SDRV12C:MCU
K901_COMMON2	MIKEY, KB_BL
K901_PROGPARTS	BOOTROM_PROG, SMC_PROG, TPAD_PROG, ENET_PROG, T29ROM:PROG, T29MCU:PROG
K901_DEVEL:ENG	BKLT:ENG, BMON:ENG, XDP_CONN, XDP_CPU:BPM, XDP_PCH, LPCPLUS, VREFMRGN, SOPGOOD_ISL, IMPVISMS_ENG
K901_DEVEL:PVT	LPCPLUS, XDP_CONN, XDP_PCH
K901_DEBUG:ENG	DEVEL_BOM, SMC_DEBUG_YES, XDP
K901_DEBUG:PVT	DEVEL_BOM, BKLT:PROD, BMON:PROD, SMC_DEBUG_YES, XDP, VREFMRGN_NOT
K901_DEBUG:PROD	BKLT:PROD, BMON:PROD, SMC_DEBUG_YES, XDP, VREFMRGN_NOT, LPCPLUS

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602		ALL	Murata alt to Samsung
157S0058	157S0055		ALL	Delta alt to THE Magnetec
516S0805	516S0806		ALL	Molex alt to Foxconn
128S0303	128S0282		ALL	Panasonic alt to Sanyo
138S0676	138S0691		ALL	Murata alt to Samsung
152S0778	152S0693		ALL	Cyntec alt to Vishay
376S0855	376S0613		ALL	Diodes alt to Toshiba
376S0977	376S0859		ALL	Diodes alt to Toshiba
376S0972	376S0612		ALL	Robt alt to Toshiba
376S0927	376S0966		ALL	Fairchild alt to Renesas
376S0927	376S0790		ALL	Fairchild alt to CIOCLON
376S0960	376S0801		ALL	Renesas alt to Renesas
376S0790	376S0928		ALL	CIOCLON alt to Fairchild
376S0928	376S0895		ALL	Fairchild alt to Renesas
376S0937	376S0845		ALL	Fairchild alt to Renesas
376S0777	376S0761		ALL	AGW alt to Siliconix
376S0957	376S0958		ALL	Fairchild alt to Fairchild
376S0953	376S0958		ALL	Fairchild alt to Renesas
353S3085	353S1658		ALL	Stmicro alt to LT

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3934	1	SNR, 3C, QXXX, RES, 2.2, 15M, B2, 3M, 0T1, BGA	U1000	CRITICAL	CPU_2_2GHZ
337S4058	1	SNR, Q18A, QS, J1, 2.5, 35M, 2+2, 1.30, 3M, BGA	U1000	CRITICAL	CPU_2_5GHZ
337S4057	1	SNR, Q183, QS, J1, 2.7, 35M, 2+2, 1.30, 4M, BGA	U1000	CRITICAL	CPU_2_7GHZ
337S4024	1	SNR, Q189, QS, J1, 2.3, 35M, 2+2, 1.30, 3M, BGA	U1000	CRITICAL	CPU_2_3GHZ
337S4064	1	SNR, Q187, QS, J1, 2.6, 35M, 2+2, 1.30, 3M, BGA	U1000	CRITICAL	CPU_2_6GHZ
337S4029	1	IC, PCH, COUGARPOINT, SLH9D, FRQ, BDB28M65	U1800	CRITICAL	
343S0534	1	IC, BCM5776580, ENET6SD, 8X8	U3900	CRITICAL	
338S0753	1	IC, P9643-E2, 13948 800/OHCI 1.8M/PCI-E, 12	U4100	CRITICAL	
338S0921	1	IC, T29-C0, 220 PCBGA, 15x15MM	U3600	CRITICAL	T29:YES
353S3055	1	IC, P13VED9212, X2 DISPLAYPORT 2/1 MIX, QFN	U9390	CRITICAL	

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0663	1	IC, FLASH, SERIAL, SPI, 1MBIT, 2V7, EP, 801C	U3990	CRITICAL	ENET_BLANK
341S3026	1	IC, ENET, 11MBIT/PLA, CIV REV01, K60/K62	U3990	CRITICAL	ENET_PROG
335S0777	1	IC, EEPROM, SERIAL, SPI, 1Kx8, 1.8V, MLP8, LF	U3690	CRITICAL	T29ROM:BLANK
341T0317	1	IC, T29 ASSY	U3690	CRITICAL	T29ROM:PROG
337S3997	1	IC, MCU, 32B, LPC1112A, 16KB/2KB, HVQFN25	U9330	CRITICAL	T29MCU:BLANK
341S2939	1	IC, PROGRAMD, LPC1112A, T29 PORT MCU, HVQFN25	U9330	CRITICAL	T29MCU:PROG
338S0895	1	IC, SMC, HSB/2117/9MMx9MM, TLP	U4900	CRITICAL	SMC_BLANK
341T0300	1	IC, SMC, K901	U4900	CRITICAL	SMC_PROG
335S0770	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM_BLANK
335S0769	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM_BLANK
341T0299	1	IC, EFI ROM, K901	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR, ENCORE II, CY7C63833-LQXC	U4800	CRITICAL	
341S3024	1	IC, TP, PSOC, K90, K91, K91F, K92	U5701	CRITICAL	TPAD_PROG

Development BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1998	1	K901 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=K17_REF SYNC DATE=05/28/2009

PAGE TITLE: BOM Configuration

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 5 OF 109
 SHEET: 5 OF 86

8 7 6 5 4 3 2 1



Functional Test Points

8	7	6	5	4	3	2	1
<p>Fan Connectors</p> <p>TRUE PP5V_S0 8,7,22,52,57,52,54,61</p> <p>TRUE FAN_RT_PWM 52</p> <p>TRUE FAN_RT_TACH 52</p> <p>(NEED TO ADD 1 GND TP)</p> <p>MIC FUNC_TEST</p> <p>TRUE BI_MIC_LO 61,62</p> <p>TRUE BI_MIC_HI 61,62</p> <p>TRUE BI_MIC_SHIELD 61,62</p> <p>(NEED TO ADD 1 GND TP)</p> <p>SPEAKER FUNC_TEST</p> <p>TRUE SPKRAMP_L_N_OUT 40,61,85</p> <p>TRUE SPKRAMP_L_P_OUT 40,61,85</p> <p>TRUE SPKRAMP_R_N_OUT 40,61,85</p> <p>TRUE SPKRAMP_R_P_OUT 40,61,85</p> <p>TRUE SPKRAMP_SUB_N_OUT 40,61,85</p> <p>TRUE SPKRAMP_SUB_P_OUT 40,61,85</p>		<p>X19 CONN</p> <p>TRUE PP3V3_WLAN (NEED 3 TP) 6,32,46</p> <p>TRUE PCIE_AP_D2R_PI_P 32,81</p> <p>TRUE PCIE_AP_D2R_PI_N 32,81</p> <p>TRUE PCIE_AP_R2D_P 32,81</p> <p>TRUE PCIE_AP_R2D_N 32,81</p> <p>TRUE PCIE_CLK100M_AP_CONN_P 32,85</p> <p>TRUE PCIE_CLK100M_AP_CONN_N 32,85</p> <p>TRUE PP3V3_S3_BT_F 32</p> <p>TRUE PCIE_WAKE_L 17,26,32</p> <p>TRUE SMBUS_SMC_0_S0_SCL 32,45,48,51,84</p> <p>TRUE SMBUS_SMC_0_S0_SDA 32,45,48,51,84</p> <p>TRUE USB_BT_P 34,32,80</p> <p>TRUE USB_BT_N 34,32,80</p> <p>TRUE AP_CLKREQ_O_L 32</p> <p>TRUE AP_RESET_CONN_L 32</p> <p>TRUE AP_TEMP_SMB_SDA_R 32</p> <p>TRUE AP_TEMP_SMB_SCL_R 32</p> <p>TRUE WIFI_EVENT_L_R 32</p> <p>(NEED TO ADD 5 GND TP)</p> <p>IPD_FLEX_CONN</p> <p>TRUE PP3V3_S5 74,85</p> <p>TRUE PP18V5_S5 4,54</p> <p>TRUE Z2_CS_L 43,84</p> <p>TRUE Z2_DEBUG3 43,84</p> <p>TRUE Z2_MOSI 43,84</p> <p>TRUE Z2_MISO 43,84</p> <p>TRUE Z2_SCLK 43,84</p> <p>TRUE Z2_BOOST_EN 44</p> <p>TRUE Z2_HOST_INTN 43,84</p> <p>TRUE Z2_CLKIN 43,84</p> <p>TRUE Z2_KEY_ACT_L 43,84</p> <p>TRUE Z2_RESET 43,84</p> <p>TRUE PSOC_MISO 43,84</p> <p>TRUE PSOC_MOSI 43,84</p> <p>TRUE PSOC_SCLK 43,84</p> <p>TRUE SMBUS_SMC_A_S3_SDA 0,32,45,48,54,55,84</p> <p>TRUE SMBUS_SMC_A_S3_SCL 0,32,45,48,54,55,84</p> <p>TRUE PSOC_F_CS_L 43,84</p> <p>TRUE PICKB_L 43,84</p> <p>(NEED TO ADD 2 GND TP)</p> <p>KEYBOARD CONN</p> <p>TRUE PP3V3_S5 4,7,8,17,19,20,22,23,24,26,30</p> <p>TRUE WS_KBD1 5,7,26,43,45,46,47,48,53,63,64</p> <p>TRUE WS_KBD2 53</p> <p>TRUE WS_KBD3 53</p> <p>TRUE WS_KBD4 53</p> <p>TRUE WS_KBD5 53</p> <p>TRUE WS_KBD6 53</p> <p>TRUE WS_KBD7 53</p> <p>TRUE WS_KBD8 53</p> <p>TRUE WS_KBD9 53</p> <p>TRUE WS_KBD10 53</p> <p>TRUE WS_KBD11 53</p> <p>TRUE WS_KBD12 53</p> <p>TRUE WS_KBD13 53</p> <p>TRUE WS_KBD14 53</p> <p>TRUE WS_KBD15_CAP 53</p> <p>TRUE WS_KBD16_NUM 53</p> <p>TRUE WS_KBD17 53</p> <p>TRUE WS_KBD18 53</p> <p>TRUE WS_KBD19 53</p> <p>TRUE WS_KBD20 53</p> <p>TRUE WS_KBD21 53</p> <p>TRUE WS_KBD22 53</p> <p>TRUE WS_KBD23 53</p> <p>TRUE WS_KBD_ONOFF_L 43</p> <p>TRUE WS_LEFT_SHIFT_KBD 43</p> <p>TRUE WS_LEFT_OPTION_KBD 43</p> <p>TRUE WS_CONTROL_KBD 43</p> <p>(NEED TO ADD 2 GND TP)</p> <p>KBD BACKLIGHT CONN</p> <p>TRUE KBDLED_ANODE 44</p> <p>TRUE SMC_KBDLED_PRESENT_L 44</p> <p>(NEED TO ADD 1 GND TP)</p> <p>CAMERA/ALS CONN</p> <p>TRUE PP5V_S3_ALSCAMERA_F 32</p> <p>TRUE SMBUS_SMC_A_S3_SCL 4,32,45,48,54,55,84</p> <p>TRUE SMBUS_SMC_A_S3_SDA 4,32,45,48,54,55,84</p> <p>TRUE USB_CAMERA_CONN_P 32,80</p> <p>TRUE USB_CAMERA_CONN_N 32,80</p> <p>(NEED TO ADD 2 GND TP)</p>		<p>DEBUG VOLTAGE</p> <p>TRUE PPVCORE_S0_CPU 7,9,12,14,49</p> <p>TRUE PPVCORE_S0_AXG 7,9,12,15,49</p> <p>TRUE PP1V2_S3_ENET_INTREG 69,71</p> <p>TRUE PP1V05_S0 17,6</p> <p>TRUE PP1V5_S3RS0 17,6</p> <p>TRUE PP1V8_S0 17,6</p> <p>TRUE PP3V3_S0 7,14,17,20,23,26,71</p> <p>TRUE PP5V_S0 29,31,36,37,40,18,6</p> <p>TRUE PP3V3_S3 41,42,43,44,45,46,47,48,51,52,53,54,55,56,57,58,59,60,61</p> <p>TRUE PP5V_S3 7,10,32,42,43,44,46,57,59,60,61</p> <p>TRUE PPVCCSA_S0_CPU 7,12,15,16,6</p> <p>TRUE PP3V3_S5 16,6</p> <p>TRUE PP3V42_G3H 47,48,51,61,64,71</p> <p>TRUE PPBUS_G3H 43,45,46,24,6</p> <p>TRUE AP_CLKREQ_O_L 7,8,16,40,49,50,63,64,77</p> <p>TRUE PP3V3_WLAN 7,26,37,71,73</p> <p>TRUE PP5V_SW_ODD 6,32,46</p> <p>TRUE PP5V_S0_HDD_FLT 6,42</p> <p>TRUE PP18V5_S5 6,42</p> <p>TRUE PP3V3_S0_LCD_F 6,74</p> <p>TRUE PP3V3_LCDVDD_SW_F 6,74</p> <p>TRUE PP4V5_AUDIO_ANALOG 57</p> <p>TRUE PP1V5_S3 7,27,29,30,67,16</p> <p>TRUE SMC_PM_G2_EN 46,73</p> <p>TRUE PM_SLP_S4_L 17,30,45,73</p> <p>TRUE PM_SLP_S3_L 17,30,45,73</p> <p>(NEED TO ADD 6 GND TP)</p> <p>DC POWER CONN (NEED 3 TP)</p> <p>TRUE PP18V5_DCIN_FUSE 63</p> <p>TRUE ADAPTER_SENSE 63</p> <p>(NEED TO ADD 4 GND TP)</p> <p>LPC+SPI DEBUG CONN</p> <p>TRUE LEC_AD<0> 16,45,47,81</p> <p>TRUE LPC_AD<1> 16,45,47,81</p> <p>TRUE LPC_AD<2> 16,45,47,81</p> <p>TRUE LPC_AD<3> 16,45,47,81</p> <p>TRUE LPC_CLK33M_LPCPLUS 26,47,81</p> <p>TRUE LPC_FRAME_L 16,45,47,81</p> <p>TRUE LPC_PWRDWN_L 17,45,47</p> <p>TRUE LPC_SERIRO 16,45,47</p> <p>TRUE LPCPLUS_GPIO 16,45,47</p> <p>TRUE LPCPLUS_RESET_L 26,47,81</p> <p>TRUE PM_CLKRUN_L 17,45,47</p> <p>TRUE PP3V42_G3H 5,7,26,43,45,46,47,48,53,63,64</p> <p>TRUE PP5V_S0 5,7,22,42,47,52,54,55,68,70,72</p> <p>TRUE SMC_MD1 43,45,47</p> <p>TRUE SMC_RX_L 43,45,46,47</p> <p>TRUE SMC_TCK 43,45,47</p> <p>TRUE SMC_TDI 43,45,47</p> <p>TRUE SMC_TDO 43,45,47</p> <p>TRUE SMC_TMS 43,45,47</p> <p>TRUE SMC_TRST_L 43,45,47</p> <p>TRUE SMC_TX_L 43,45,46,47</p> <p>TRUE SPI_ALT_CLK 47</p> <p>TRUE SPI_ALT_CS_L 47</p> <p>TRUE SPI_ALT_MISO 47</p> <p>TRUE SPI_ALT_MOSI 47</p> <p>TRUE SPIROM_USE_MLB 19,47,56</p> <p>(NEED TO ADD 2 GND TP)</p> <p>NC NO_TESTS</p> <p>NC CRT IG BLUE == TRUE == NC CRT IG BLUE 6,17,6</p> <p>NC CRT IG GREEN == MAKE_BASE=TRUE == NC CRT IG GREEN 6,17,6</p> <p>NC CRT IG RED == TRUE == NC CRT IG RED 6,17,6</p> <p>NC CRT IG DDC CLK == TRUE == NC CRT IG DDC CLK 6,17,6</p> <p>NC CRT IG DDC DATA == MAKE_BASE=TRUE == NC CRT IG DDC DATA 6,17,6</p> <p>NC CRT IG HSYNC == TRUE == NC CRT IG HSYNC 6,17,6</p> <p>NC CRT IG VSYNC == MAKE_BASE=TRUE == NC CRT IG VSYNC 6,17,6</p> <p>NC LVDS IG_CTRL_CLK == TRUE == NC LVDS IG_CTRL_CLK 6,17,6</p> <p>NC LVDS IG_CTRL_DATA == MAKE_BASE=TRUE == NC LVDS IG_CTRL_DATA 6,17,6</p> <p>NC PCH LVDS VBG == MAKE_BASE=TRUE == NC PCH LVDS VBG 6,18,6</p> <p>NC HDA SDIN1 == TRUE == NC HDA SDIN1 6,9,6</p> <p>NC HDA SDIN2 == MAKE_BASE=TRUE == NC HDA SDIN2 16,6</p> <p>NC HDA SDIN3 == MAKE_BASE=TRUE == NC HDA SDIN3 6,16,6</p> <p>NC PCI PME L == TRUE == NC PCI PME L 6,18,6</p> <p>NC PCI_CLK33M_OUT3 == MAKE_BASE=TRUE == NC PCI_CLK33M_OUT3 6,18,6</p> <p>NC CLINK_CLK == TRUE == NC CLINK_CLK 6,16,6</p> <p>NC CLINK_DATA == TRUE == NC CLINK_DATA 6,16,6</p> <p>NC CLINK_RESET_L == TRUE == NC CLINK_RESET_L 6,16,6</p> <p>NC PCIE_CLK100M_PEBN == TRUE == NC PCIE_CLK100M_PEBN 6,19,6</p> <p>NC PCIE_CLK100M_PEBP == MAKE_BASE=TRUE == NC PCIE_CLK100M_PEBP 6,19,6</p> <p>NC FW643_SDA == TRUE == NC FW643_SDA 6,39,6</p> <p>NC FW643_SM == TRUE == NC FW643_SM 6,39,6</p> <p>NC FW643_TCK == TRUE == NC FW643_TCK 6,39,6</p> <p>NC FW643_TMS == TRUE == NC FW643_TMS 6,39,6</p> <p>NC FW643_FW620_L == TRUE == NC FW643_FW620_L 6,39,6</p> <p>NC FW643_VBUF == TRUE == NC FW643_VBUF 6,39,6</p> <p>NC FW643_OCR10_CTL == TRUE == NC FW643_OCR10_CTL 6,39,6</p> <p>NC FW643_AVREG == TRUE == NC FW643_AVREG 6,39,6</p> <p>NC FW643_TDI == MAKE_BASE=TRUE == NC FW643_TDI 6,39,6</p> <p>TP_XDP_PCH_OBSFN_A<0..1> == TRUE == TP_XDP_PCH_OBSFN_A<0..1> 23,6</p> <p>TP_XDP_PCH_OBSFN_B<0..1> == MAKE_BASE=TRUE == TP_XDP_PCH_OBSFN_B<0..1> 23,6</p> <p>TP_XDP_PCH_HOOK2 == MAKE_BASE=TRUE == TP_XDP_PCH_HOOK2 6,23,6</p> <p>TP_XDP_PCH_HOOK3 == MAKE_BASE=TRUE == TP_XDP_PCH_HOOK3 6,23,6</p> <p>TP_XDP_PCH_OBSFN_D<0..1> == TRUE == TP_XDP_PCH_OBSFN_D<0..1> 23,6</p> <p>NC_PCH_GPIO64_CLKOUTFLEX0 == TRUE == NC_PCH_GPIO64_CLKOUTFLEX0 6,16,6</p> <p>NC_PCH_GPIO65_CLKOUTFLEX1 == MAKE_BASE=TRUE == NC_PCH_GPIO65_CLKOUTFLEX1 6,16,6</p> <p>NC_PCH_GPIO66_CLKOUTFLEX2 == MAKE_BASE=TRUE == NC_PCH_GPIO66_CLKOUTFLEX2 6,16,6</p> <p>NC_PCH_GPIO67_CLKOUTFLEX3 == TRUE == NC_PCH_GPIO67_CLKOUTFLEX3 6,16,6</p> <p>NC FW2_TBPB == TRUE == NC FW2_TBPB 39,41,6</p> <p>NC FW2_TBBN == TRUE == NC FW2_TBBN 39,41,6</p> <p>NC FW2_TBIAS == TRUE == NC FW2_TBIAS 39,41,6</p> <p>NC FW2_TPAP == TRUE == NC FW2_TPAP 39,41,6</p> <p>NC FW2_TPAN == TRUE == NC FW2_TPAN 39,41,6</p> <p>NC FW0_TBPB == TRUE == NC FW0_TBPB 39,41,6</p> <p>NC FW0_TBBN == TRUE == NC FW0_TBBN 39,41,6</p> <p>NC FW0_TPAP == TRUE == NC FW0_TPAP 39,41,6</p> <p>XDP_PCH_AP_PWR_EN == TRUE == XDP_PCH_AP_PWR_EN 23,6</p> <p>XDP_PCH_USB_HUB_SOFT_RST_L == TRUE == XDP_PCH_USB_HUB_SOFT_RST_L 23,6</p> <p>XDP_PCH_SDCONN_STATE_RST_L == TRUE == XDP_PCH_SDCONN_STATE_RST_L 23,6</p> <p>XDP_PCH_ENET_PWR_EN == TRUE == XDP_PCH_ENET_PWR_EN 23,6</p> <p>XDP_PCH_SDCONN_DET_L == TRUE == XDP_PCH_SDCONN_DET_L 23,6</p> <p>XDP_PCH_S5_PWRGD == TRUE == XDP_PCH_S5_PWRGD 23,6</p> <p>XDP_PCH_PWRBTN_L == TRUE == XDP_PCH_PWRBTN_L 23,6</p> <p>XDP_PCH_ISOLATE_CPU_MEM_L == TRUE == XDP_PCH_ISOLATE_CPU_MEM_L 23,6</p> <p>XDP_FW_CLKREQ_L == TRUE == XDP_FW_CLKREQ_L 23,6</p> <p>XDP_AP_CLKREQ_L == TRUE == XDP_AP_CLKREQ_L 23,6</p> <p>XDP_PCH_AUD_IPHS_SWITCH_EN == TRUE == XDP_PCH_AUD_IPHS_SWITCH_EN 23,6</p> <p>TP_LVDS_IG_B_CLKN == TRUE == NC_LVDS_IG_B_CLKN 80,18,6</p> <p>TP_LVDS_IG_B_CLKP == MAKE_BASE=TRUE == NC_LVDS_IG_B_CLKP 80,18,6</p> <p>NC_LVDS_IG_BKL_PWM == MAKE_BASE=TRUE == NC_LVDS_IG_BKL_PWM 6,6</p> <p>NC_SMC_BS_ALERT_L == MAKE_BASE=TRUE == NC_SMC_BS_ALERT_L 6,6</p>		<p>NC EDP_TXP<0..3> == TRUE == TP_EDP_TX_P<0..3></p> <p>MAKE_BASE=TRUE == TRUE == NC_EDP_TX_N<0..3></p> <p>NC_EDP_AUXP == TRUE == TP_EDP_AUXP</p> <p>MAKE_BASE=TRUE == TRUE == NC_EDP_AUXN</p> <p>NC_CPU_THERMDA == TRUE == NC_CPU_THERMDA</p> <p>MAKE_BASE=TRUE == TRUE == NC_CPU_THERMDC</p> <p>MAKE_BASE=TRUE == TRUE == TP_CPU_RSVD<30..45></p> <p>MAKE_BASE=TRUE == TRUE == TP_CPU_RSVD<8..27></p> <p>NC_PEG_R2D_CP<0..7> == TRUE == =PEG_R2D_C_P<0..7></p> <p>MAKE_BASE=TRUE == TRUE == =PEG_R2D_C_N<0..7></p> <p>NC_PEG_D2RP<0..7> == TRUE == =PEG_D2R_P<0..7></p> <p>MAKE_BASE=TRUE == TRUE == =PEG_D2R_N<0..7></p> <p>NC_PEG_R2D_CP<12..15> == TRUE == =PEG_R2D_C_P<12..15></p> <p>MAKE_BASE=TRUE == TRUE == =PEG_R2D_C_N<12..15></p> <p>NC_PEG_D2RP<12..15> == TRUE == =PEG_D2R_P<12..15></p> <p>MAKE_BASE=TRUE == TRUE == =PEG_D2R_N<12..15></p> <p>NC_PCIE_CLK100M_PEA4 == TRUE == NC_PCIE_CLK100M_PEA4</p> <p>MAKE_BASE=TRUE == TRUE == NC_PCIE_CLK100M_PEB4</p> <p>NC_PCIE_CLK100M_PEA5 == TRUE == NC_PCIE_CLK100M_PEA5</p> <p>MAKE_BASE=TRUE == TRUE == NC_PCIE_CLK100M_PEB5</p> <p>NC_PCIE_CLK100M_PEA6 == TRUE == NC_PCIE_CLK100M_PEA6</p> <p>MAKE_BASE=TRUE == TRUE == NC_PCIE_CLK100M_PEB6</p> <p>NC_PCIE_CLK100M_PEA7 == TRUE == NC_PCIE_CLK100M_PEA7</p> <p>MAKE_BASE=TRUE == TRUE == NC_PCIE_CLK100M_PEB7</p> <p>NC_PCIE_CLK100M_PEA8 == TRUE == NC_PCIE_CLK100M_PEA8</p> <p>MAKE_BASE=TRUE == TRUE == NC_PCIE_CLK100M_PEB8</p> <p>NC_PSO_C_P1_3 == MAKE_BASE=TRUE == NC_PSO_C_P1_3</p> <p>NC_SATA_B_D2RN == MAKE_BASE=TRUE == NC_SATA_B_D2RN</p> <p>NC_SATA_B_D2RP == MAKE_BASE=TRUE == NC_SATA_B_D2RP</p> <p>NC_SATA_R_D2D_CN == MAKE_BASE=TRUE == NC_SATA_R_D2D_CN</p> <p>NC_SATA_R_D2D_CP == MAKE_BASE=TRUE == NC_SATA_R_D2D_CP</p> <p>NC_SATA_D_D2RN == MAKE_BASE=TRUE == NC_SATA_D_D2RN</p> <p>NC_SATA_D_D2RP == MAKE_BASE=TRUE == NC_SATA_D_D2RP</p> <p>NC_SATA_R_D2D_CN == MAKE_BASE=TRUE == NC_SATA_R_D2D_CN</p> <p>NC_SATA_R_D2D_CP == MAKE_BASE=TRUE == NC_SATA_R_D2D_CP</p> <p>NC_SATA_E_D2RN == MAKE_BASE=TRUE == NC_SATA_E_D2RN</p> <p>NC_SATA_E_D2RP == MAKE_BASE=TRUE == NC_SATA_E_D2RP</p> <p>NC_SATA_R_D2D_CN == MAKE_BASE=TRUE == NC_SATA_R_D2D_CN</p> <p>NC_SATA_R_D2D_CP == MAKE_BASE=TRUE == NC_SATA_R_D2D_CP</p> <p>NC_SATA_F_D2RN == MAKE_BASE=TRUE == NC_SATA_F_D2RN</p> <p>NC_SATA_F_D2RP == MAKE_BASE=TRUE == NC_SATA_F_D2RP</p> <p>NC_SATA_F_R2D_CN == MAKE_BASE=TRUE == NC_SATA_F_R2D_CN</p> <p>NC_SATA_F_R2D_CP == MAKE_BASE=TRUE == NC_SATA_F_R2D_CP</p> <p>NC_PCH_TP18 == TRUE == NC_PCH_TP18</p> <p>NC_PCH_TP17 == TRUE == NC_PCH_TP17</p> <p>NC_PCH_TP16 == TRUE == NC_PCH_TP16</p> <p>NC_PCH_TP15 == TRUE == NC_PCH_TP15</p> <p>NC_PCH_TP14 == TRUE == NC_PCH_TP14</p> <p>NC_PCH_TP13 == TRUE == NC_PCH_TP13</p> <p>NC_PCH_TP12 == TRUE == NC_PCH_TP12</p> <p>NC_PCH_TP10 == TRUE == NC_PCH_TP10</p> <p>NC_PCH_TP9 == TRUE == NC_PCH_TP9</p> <p>NC_PCH_TP8 == TRUE == NC_PCH_TP8</p> <p>NC_PCH_TP7 == TRUE == NC_PCH_TP7</p> <p>NC_PCH_TP6 == TRUE == NC_PCH_TP6</p> <p>NC_PCH_TP5 == TRUE == NC_PCH_TP5</p> <p>NC_PCH_TP4 == TRUE == NC_PCH_TP4</p> <p>NC_PCH_TP3 == TRUE == NC_PCH_TP3</p> <p>NC_PCH_TP2 == TRUE == NC_PCH_TP2</p> <p>NC_PCH_TP1 == TRUE == NC_PCH_TP1</p> <p>PCH_VSS_NCTF<1> == TRUE == PCH_VSS_NCTF<1></p> <p>PCH_VSS_NCTF<2> == TRUE == PCH_VSS_NCTF<2></p> <p>PCH_VSS_NCTF<5> == TRUE == PCH_VSS_NCTF<5></p> <p>PCH_VSS_NCTF<9> == TRUE == PCH_VSS_NCTF<9></p> <p>PCH_VSS_NCTF<11> == TRUE == PCH_VSS_NCTF<11></p> <p>PCH_VSS_NCTF<12> == TRUE == PCH_VSS_NCTF<12></p> <p>TP_LVDS_IG_B_CLKN == TRUE == NC_LVDS_IG_B_CLKN</p> <p>TP_LVDS_IG_B_CLKP == MAKE_BASE=TRUE == NC_LVDS_IG_B_CLKP</p> <p>NC_LVDS_IG_BKL_PWM == MAKE_BASE=TRUE == NC_LVDS_IG_BKL_PWM</p> <p>NC_SMC_BS_ALERT_L == MAKE_BASE=TRUE == NC_SMC_BS_ALERT_L</p>	

SYNC MASTER=K24_MLB

PAGE 1/1/1/1

FUNC TEST

Apple Inc.

DRAWING NUMBER: D


REVISION:

BRANCH:

PAGE: 7 OF 109

SHEET: 6 OF 86

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



SYNC MASTER=K91_MLB SYNC DATE=05/15/2011

PAGE TITLE: Power Aliases

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: [] SIZE: D


REVISION: []

PAGE: 8 OF 109

SHEET: 7 OF 86



Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		REVISION	
SYNC MASTER=K91_MLB SYNC DATE=05/15/2011		BRANCH	
PAGE TITLE		PAGE	9 OF 109
Signal Aliases		SHEET	8 OF 86




NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

NOTE: Intel validation sense lines per doc 439028 rev1.0 HR_PPDG sections 6.2.1 and 6.3.1.


NOTE: Intel is investigating future processor VREF_DQ generation to replace M1 and M2. This would require routing processor signal halls BE7 and BG7 for Sandy Bridge 2-core to SO-DIMM connectors directly. FETs are needed in order to avoid potential leakage while system is in S3 state.

Intel Doc 438297 Huron River SFF DG rev1.0 section 2.2.1 recommendation.
NOTE: eDP_COMP10 and eDP_ICOMP0 can not be left floating even if internal Graphics is disabled since they are shared with other interfaces.
NOTE: The EDP_HPD processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor. (refer to latest Processor for DC specifications).
If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.




FOR SANDYBRIDGE PROCESSOR
CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI/PEG/FDI/RSVD	
Apple Inc.	DRAWING NUMBER: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
REVISION	PAGE: 10 OF 109
BRANCH	SHEET: 9 OF 86



PAGE TITLE		CPU CLOCK/MISC/JTAG	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	11 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	10 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



OMIT_TABLE
CRITICAL

OMIT_TABLE
CRITICAL

U1000
BGA
(3 OF 9)

U1000
BGA
(4 OF 9)


SANDY-BRIDGE
MOBILE-2C-35W

SANDY-BRIDGE
MOBILE-2C-35W


MEMORY CHANNEL A

MEMORY CHANNEL B

PAGE TITLE		SYNC DATE=06/18/2011	
CPU DDR3 INTERFACES		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			12 OF 109
		SHEET	11 OF 86



PAGE TITLE		CPU POWER	
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		13 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		12 OF 86	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		CPU GROUNDS	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 86	
IV ALL RIGHTS RESERVED			



CPU VCORE DECOUPLING

Intel recommendation (Section 6.2): 35x 2.2uF, 25x 22uF, 4x 470uF




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0691	16	CAP,CER,XSR,22UF,20V,6.3V,0603,SIAMUNG	C1655,C1660,C1661,C1662,C1663,C1664,C1665,C1666,C1667,C1670,C1671,C1674,C1676,C1677,C1678,C1679	CRITICAL	

CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF


PLACEMENT_NOTE (C1684-C167F):
Place on bottom side of U1000



CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):
Place near U1000 on top side



SYNC MASTER=JACK K901		SYNC DATE=06/28/2016	
CPU DECOUPLING-I			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	16 OF 109
		SHEET	14 OF 86


VAXG DECOUPLING

Intel recommendation (section 6.3): 21x 1uF, 6x 10uF, 6x 22uF, 2x 470uF


69 49 12 9 7 6_PPVCORE_S0_AXG

PLACEMENT_NOTE (C1700-C1710):


Place on bottom side of U1000




PLACEMENT_NOTE (C1711-C1716):



PLACEMENT_NOTE (C1717-C1722):



PLACEMENT_NOTE (C1723-C1724):




CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.5): 10x 1uF, 8x 10uF, 1x 330uF



85 73 72 30 12 10 7 6_PP1V5_S3RS0

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000



Place close to U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 6x 1uF, 5x 10uF, 1x 330uF

PLACEMENT_NOTE (C1758-C1762):


65 12 7 6_PPVCCSA_S0_CPU

Place on bottom side of U1000



SYNC_MASTER=JACK_K90I SYNC_DATE=06/28/2016

PAGE TITLE		DRAWING NUMBER	
CPU DECOUPLING-II		D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		17 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		15 OF 86	
IV ALL RIGHTS RESERVED			



Apple Inc. logo

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE 18 OF 109
SHEET 16 OF 86

U1800 COUGAR-POINT MOBILE (1 OF 10) OMIT

RTCX1 RTCX2

SRTCRST* INTRUDER* INTVRMEN

HDA_BCLK HDA_SYNC SPKR HDA_RST* HDA_SDIN0 HDA_SDIN1 HDA_SDIN2 HDA_SDIN3 HDA_SDO HDA_DOCK_EN*/GPIO33 HDA_DOCK_RST*/GPIO13

JTAG_TCK JTAG_TMS JTAG_TDI JTAG_TDO

SPI_CLK SPI_CS0* SPI_CS1* SPI_MOSI SPI_MISO

SATA0RXN SATA0RXP SATA0TXN SATA0TXP SATA1RXN SATA1RXP SATA1TXN SATA1TXP SATA2RXN SATA2RXP SATA2TXN SATA2TXP SATA3RXN SATA3RXP SATA3TXN SATA3TXP SATA4RXN SATA4RXP SATA4TXN SATA4TXP SATA5RXN SATA5RXP SATA5TXN SATA5TXP

SATAICOMPO SATAICOMPI

SATA0GP/GPIO21 SATA1GP/GPIO19

SATA3COMPI SATA3RBIAS

PLACE_NEAR=U1800.Y11:2.54mm

PLACE_NEAR=U1800.AB12:2.54mm

PLACE_NEAR=U1800.AH1:2.54mm

PLACE_NEAR=U1800.N34:1.27mm

PLACE_NEAR=U1800.L34:1.27mm

PLACE_NEAR=U1800.K34:1.27mm

PLACE_NEAR=U1800.A36:1.27mm

PLACE_NEAR=U1800.N34:1.27mm

PLACE_NEAR=U1800.L34:1.27mm

PLACE_NEAR=U1800.K34:1.27mm

PLACE_NEAR=U1800.A36:1.27mm

PLACE_NEAR=U1800.Y11:2.54mm

PLACE_NEAR=U1800.V15:2.54mm

PLACE_NEAR=U1800.V16:2.54mm

PLACE_NEAR=U1800.V17:2.54mm

PLACE_NEAR=U1800.V18:2.54mm

PLACE_NEAR=U1800.V19:2.54mm

PLACE_NEAR=U1800.V20:2.54mm

PLACE_NEAR=U1800.V21:2.54mm

PLACE_NEAR=U1800.V22:2.54mm

PLACE_NEAR=U1800.V23:2.54mm

PLACE_NEAR=U1800.V24:2.54mm

PLACE_NEAR=U1800.V25:2.54mm

PLACE_NEAR=U1800.V26:2.54mm

PLACE_NEAR=U1800.V27:2.54mm

PLACE_NEAR=U1800.V28:2.54mm

PLACE_NEAR=U1800.V29:2.54mm

PLACE_NEAR=U1800.V30:2.54mm

PLACE_NEAR=U1800.V31:2.54mm

PLACE_NEAR=U1800.V32:2.54mm

PLACE_NEAR=U1800.V33:2.54mm

PLACE_NEAR=U1800.V34:2.54mm

PLACE_NEAR=U1800.V35:2.54mm

PLACE_NEAR=U1800.V36:2.54mm

PLACE_NEAR=U1800.V37:2.54mm

PLACE_NEAR=U1800.V38:2.54mm

PLACE_NEAR=U1800.V39:2.54mm

PLACE_NEAR=U1800.V40:2.54mm

PLACE_NEAR=U1800.V41:2.54mm

PLACE_NEAR=U1800.V42:2.54mm

PLACE_NEAR=U1800.V43:2.54mm

PLACE_NEAR=U1800.V44:2.54mm

PLACE_NEAR=U1800.V45:2.54mm

PLACE_NEAR=U1800.V46:2.54mm

PLACE_NEAR=U1800.V47:2.54mm

PLACE_NEAR=U1800.V48:2.54mm

PLACE_NEAR=U1800.V49:2.54mm

PLACE_NEAR=U1800.V50:2.54mm

PLACE_NEAR=U1800.V51:2.54mm

PLACE_NEAR=U1800.V52:2.54mm

PLACE_NEAR=U1800.V53:2.54mm

PLACE_NEAR=U1800.V54:2.54mm

PLACE_NEAR=U1800.V55:2.54mm

PLACE_NEAR=U1800.V56:2.54mm

PLACE_NEAR=U1800.V57:2.54mm

PLACE_NEAR=U1800.V58:2.54mm

PLACE_NEAR=U1800.V59:2.54mm

PLACE_NEAR=U1800.V60:2.54mm

PLACE_NEAR=U1800.V61:2.54mm

PLACE_NEAR=U1800.V62:2.54mm

PLACE_NEAR=U1800.V63:2.54mm

PLACE_NEAR=U1800.V64:2.54mm

PLACE_NEAR=U1800.V65:2.54mm

PLACE_NEAR=U1800.V66:2.54mm

PLACE_NEAR=U1800.V67:2.54mm

PLACE_NEAR=U1800.V68:2.54mm

PLACE_NEAR=U1800.V69:2.54mm

PLACE_NEAR=U1800.V70:2.54mm

PLACE_NEAR=U1800.V71:2.54mm

PLACE_NEAR=U1800.V72:2.54mm

PLACE_NEAR=U1800.V73:2.54mm

PLACE_NEAR=U1800.V74:2.54mm

PLACE_NEAR=U1800.V75:2.54mm

PLACE_NEAR=U1800.V76:2.54mm

PLACE_NEAR=U1800.V77:2.54mm

PLACE_NEAR=U1800.V78:2.54mm

PLACE_NEAR=U1800.V79:2.54mm

PLACE_NEAR=U1800.V80:2.54mm

PLACE_NEAR=U1800.V81:2.54mm

PLACE_NEAR=U1800.V82:2.54mm

PLACE_NEAR=U1800.V83:2.54mm

PLACE_NEAR=U1800.V84:2.54mm

PLACE_NEAR=U1800.V85:2.54mm

PLACE_NEAR=U1800.V86:2.54mm

PLACE_NEAR=U1800.V87:2.54mm

PLACE_NEAR=U1800.V88:2.54mm

PLACE_NEAR=U1800.V89:2.54mm

PLACE_NEAR=U1800.V90:2.54mm

PLACE_NEAR=U1800.V91:2.54mm

PLACE_NEAR=U1800.V92:2.54mm

PLACE_NEAR=U1800.V93:2.54mm

PLACE_NEAR=U1800.V94:2.54mm

PLACE_NEAR=U1800.V95:2.54mm


PLACE_NEAR=U1800.V96:2.54mm

PLACE_NEAR=U1800.V97:2.54mm

PLACE_NEAR=U1800.V98:2.54mm

PLACE_NEAR=U1800.V99:2.54mm

PLACE_NEAR=U1800.V100:2.54mm




DF_TVS:DMI & FDI Term Voltage
 Set to Vss when Low
 Set to Vcc when High


DIGITAL DISPLAY INTERFACE

CRT

PCH DMI/FDI/GRAPHICS		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			19 OF 109
		SHEET	17 OF 86



SYNC MASTER=K91 MLB		SYNC DATE=06/10/2010	
PAGE TITLE			
PCH PCI/FLASHCACHE/USB			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
20 OF 109		18 OF 86	




SYNC MASTER=K91_MLB SYNC DATE=06/18/2016

PCH MISC



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 21 OF 109
 SHEET: 19 OF 86



www.chinafox.com



PCH POWER		
Apple Inc.	DRAWING NUMBER	SIZE
	REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	22 OF 109	
SHEET	20 OF 86	




SYNC MASTER=K91 MLB SYNC DATE=05/27/2010

PAGE TITLE: PCH GROUNDS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	23 OF 109
SHEET	21 OF 86



SYNC MASTER=K91 MLB		SYNC DATE=06/25/2016	
PAGE TITLE			
PCH DECOUPLING		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	24 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	22 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PROCESSOR MINI XDP



PCH MINI XDP


SYNC MASTER=ANNE K901		SYNC DATE=06/22/2016	
CPU & PCH XDP			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		REVISION	
		BRANCH	
		PAGE	25 OF 109
		SHEET	23 OF 86



BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0, HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0, HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1, HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1, HUB1_NONREM0_1
HUB2_ALLREM	HUB2_NONREM1_0, HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM1_0, HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM0_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880720	2	SMSC USB2514	U2600, U2650	CRITICAL	USBHUB_2514
33880824	2	SMSC USB2514H	U2600, U2650	CRITICAL	USBHUB_2514H
33880923	2	SMSC USB2513B	U2600, U2650	CRITICAL	USBHUB_2513B



SYNC MASTER=K91 MLB SYNC DATE=06/08/2010

USB HUBS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 26 OF 109
SHEET: 24 OF 86

8 7 6 5 4 3 2 1

D

D

C

C


B

B

A

A

UNUSED clock terminations for FCIM MODE



www.chinafix.com

SYMC_MASTER=ck1_MCB		SYMC_DATE=06/21/2011	
PAGE TITLE			
Clock (CK505)		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	27 OF 109
		SHEET	25 OF 86



8 7 6 5 4 3 2 1




System RTC Power Source & 32kHz / 25MHz Clock Generator

Platform Reset Connections


Unbuffered




ENET_MEDIA_SENSE ISOLATION CIRCUIT




Ethernet WAKE# Isolation



PCH S0 PWRGD



PCH Reset Button



SYNC MASTER=LINDA.K901		SYNC DATE=07/08/2011	
PAGE TITLE			
Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
28 OF 109		26 OF 86	




DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

Page Notes

Power aliases required by this page:
 - *PP1V5_S3_MEM_A
 - *PP1V5_S3_MEM_A
 - *PP0V75_S3_MEM_VTT_A
 - *PP0V75_S3_MEM_VTT_A
 - *PP0V75_S3_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - *I2C_SDDIMMA_SCL
 - *I2C_SDDIMMA_SDA

SDM options provided by this page:
 (NONE)



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
29 OF 109		27 OF 86	

"Factory" (top) slot



	8	7	6	5	4	3	2	1
	CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0					
	MEM A DQS N<0>	MEM A DQS N<0>	MEM B DQS N<0>	MEM B DQS N<0>				
	MEM A DQS P<0>	MEM A DQS P<0>	MEM B DQS P<0>	MEM B DQS P<0>				
	MEM A DQ<7>	MEM A DQ<3>	MEM B DQ<7>	MEM B DQ<3>				
	MEM A DQ<6>	MEM A DQ<6>	MEM B DQ<6>	MEM B DQ<2>				
	MEM A DQ<5>	MEM A DQ<1>	MEM B DQ<5>	MEM B DQ<0>				
	MEM A DQ<4>	MEM A DQ<5>	MEM B DQ<4>	MEM B DQ<4>				
	MEM A DQ<3>	MEM A DQ<2>	MEM B DQ<3>	MEM B DQ<7>				
	MEM A DQ<2>	MEM A DQ<7>	MEM B DQ<2>	MEM B DQ<6>				
	MEM A DQ<1>	MEM A DQ<0>	MEM B DQ<1>	MEM B DQ<5>				
	MEM A DQ<0>	MEM A DQ<4>	MEM B DQ<0>	MEM B DQ<1>				
	CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1					
	MEM A DQS N<1>	MEM A DQS N<1>	MEM B DQS N<1>	MEM B DQS N<1>				
	MEM A DQS P<1>	MEM A DQS P<1>	MEM B DQS P<1>	MEM B DQS P<1>				
	MEM A DQ<15>	MEM A DQ<11>	MEM B DQ<15>	MEM B DQ<15>				
	MEM A DQ<14>	MEM A DQ<10>	MEM B DQ<14>	MEM B DQ<14>				
	MEM A DQ<13>	MEM A DQ<12>	MEM B DQ<13>	MEM B DQ<13>				
	MEM A DQ<12>	MEM A DQ<9>	MEM B DQ<12>	MEM B DQ<8>				
	MEM A DQ<11>	MEM A DQ<15>	MEM B DQ<11>	MEM B DQ<11>				
	MEM A DQ<10>	MEM A DQ<14>	MEM B DQ<10>	MEM B DQ<10>				
	MEM A DQ<9>	MEM A DQ<13>	MEM B DQ<9>	MEM B DQ<12>				
	MEM A DQ<8>	MEM A DQ<8>	MEM B DQ<8>	MEM B DQ<9>				
	CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2					
	MEM A DQS N<2>	MEM A DQS N<2>	MEM B DQS N<2>	MEM B DQS N<2>				
	MEM A DQS P<2>	MEM A DQS P<2>	MEM B DQS P<2>	MEM B DQS P<2>				
	MEM A DQ<23>	MEM A DQ<23>	MEM B DQ<23>	MEM B DQ<23>				
	MEM A DQ<22>	MEM A DQ<22>	MEM B DQ<22>	MEM B DQ<18>				
	MEM A DQ<21>	MEM A DQ<21>	MEM B DQ<21>	MEM B DQ<16>				
	MEM A DQ<20>	MEM A DQ<20>	MEM B DQ<20>	MEM B DQ<17>				
	MEM A DQ<19>	MEM A DQ<18>	MEM B DQ<19>	MEM B DQ<22>				
	MEM A DQ<18>	MEM A DQ<19>	MEM B DQ<18>	MEM B DQ<19>				
	MEM A DQ<17>	MEM A DQ<16>	MEM B DQ<17>	MEM B DQ<21>				
	MEM A DQ<16>	MEM A DQ<17>	MEM B DQ<16>	MEM B DQ<20>				
	CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3					
	MEM A DQS N<3>	MEM A DQS N<3>	MEM B DQS N<3>	MEM B DQS N<3>				
	MEM A DQS P<3>	MEM A DQS P<3>	MEM B DQS P<3>	MEM B DQS P<3>				
	MEM A DQ<31>	MEM A DQ<26>	MEM B DQ<31>	MEM B DQ<26>				
	MEM A DQ<30>	MEM A DQ<24>	MEM B DQ<30>	MEM B DQ<30>				
	MEM A DQ<29>	MEM A DQ<28>	MEM B DQ<29>	MEM B DQ<28>				
	MEM A DQ<28>	MEM A DQ<25>	MEM B DQ<28>	MEM B DQ<29>				
	MEM A DQ<27>	MEM A DQ<31>	MEM B DQ<27>	MEM B DQ<27>				
	MEM A DQ<26>	MEM A DQ<27>	MEM B DQ<26>	MEM B DQ<31>				
	MEM A DQ<25>	MEM A DQ<30>	MEM B DQ<25>	MEM B DQ<25>				
	MEM A DQ<24>	MEM A DQ<29>	MEM B DQ<24>	MEM B DQ<24>				
	CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4					
	MEM A DQS N<4>	MEM A DQS N<4>	MEM B DQS N<4>	MEM B DQS N<4>				
	MEM A DQS P<4>	MEM A DQS P<4>	MEM B DQS P<4>	MEM B DQS P<4>				
	MEM A DQ<39>	MEM A DQ<38>	MEM B DQ<39>	MEM B DQ<38>				
	MEM A DQ<38>	MEM A DQ<39>	MEM B DQ<38>	MEM B DQ<39>				
	MEM A DQ<37>	MEM A DQ<37>	MEM B DQ<37>	MEM B DQ<37>				
	MEM A DQ<36>	MEM A DQ<33>	MEM B DQ<36>	MEM B DQ<37>				
	MEM A DQ<35>	MEM A DQ<34>	MEM B DQ<35>	MEM B DQ<34>				
	MEM A DQ<34>	MEM A DQ<35>	MEM B DQ<34>	MEM B DQ<35>				
	MEM A DQ<33>	MEM A DQ<32>	MEM B DQ<33>	MEM B DQ<32>				
	MEM A DQ<32>	MEM A DQ<36>	MEM B DQ<32>	MEM B DQ<36>				
	CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5					
	MEM A DQS N<5>	MEM A DQS N<5>	MEM B DQS N<5>	MEM B DQS N<5>				
	MEM A DQS P<5>	MEM A DQS P<5>	MEM B DQS P<5>	MEM B DQS P<5>				
	MEM A DQ<47>	MEM A DQ<46>	MEM B DQ<47>	MEM B DQ<43>				
	MEM A DQ<46>	MEM A DQ<43>	MEM B DQ<46>	MEM B DQ<46>				
	MEM A DQ<45>	MEM A DQ<45>	MEM B DQ<45>	MEM B DQ<40>				
	MEM A DQ<44>	MEM A DQ<41>	MEM B DQ<44>	MEM B DQ<45>				
	MEM A DQ<43>	MEM A DQ<47>	MEM B DQ<43>	MEM B DQ<47>				
	MEM A DQ<42>	MEM A DQ<42>	MEM B DQ<42>	MEM B DQ<42>				
	MEM A DQ<41>	MEM A DQ<40>	MEM B DQ<41>	MEM B DQ<43>				
	MEM A DQ<40>	MEM A DQ<44>	MEM B DQ<40>	MEM B DQ<44>				
	CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6					
	MEM A DQS N<6>	MEM A DQS N<6>	MEM B DQS N<6>	MEM B DQS N<6>				
	MEM A DQS P<6>	MEM A DQS P<6>	MEM B DQS P<6>	MEM B DQS P<6>				
	MEM A DQ<55>	MEM A DQ<51>	MEM B DQ<55>	MEM B DQ<54>				
	MEM A DQ<54>	MEM A DQ<54>	MEM B DQ<54>	MEM B DQ<55>				
	MEM A DQ<53>	MEM A DQ<49>	MEM B DQ<53>	MEM B DQ<53>				
	MEM A DQ<52>	MEM A DQ<53>	MEM B DQ<52>	MEM B DQ<49>				
	MEM A DQ<51>	MEM A DQ<50>	MEM B DQ<51>	MEM B DQ<51>				
	MEM A DQ<50>	MEM A DQ<55>	MEM B DQ<50>	MEM B DQ<50>				
	MEM A DQ<49>	MEM A DQ<48>	MEM B DQ<49>	MEM B DQ<48>				
	MEM A DQ<48>	MEM A DQ<52>	MEM B DQ<48>	MEM B DQ<52>				
	CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7					
	MEM A DQS N<7>	MEM A DQS N<7>	MEM B DQS N<7>	MEM B DQS N<7>				
	MEM A DQS P<7>	MEM A DQS P<7>	MEM B DQS P<7>	MEM B DQS P<7>				
	MEM A DQ<63>	MEM A DQ<58>	MEM B DQ<63>	MEM B DQ<56>				
	MEM A DQ<62>	MEM A DQ<59>	MEM B DQ<62>	MEM B DQ<59>				
	MEM A DQ<61>	MEM A DQ<60>	MEM B DQ<61>	MEM B DQ<61>				
	MEM A DQ<60>	MEM A DQ<57>	MEM B DQ<60>	MEM B DQ<60>				
	MEM A DQ<59>	MEM A DQ<63>	MEM B DQ<59>	MEM B DQ<63>				
	MEM A DQ<58>	MEM A DQ<62>	MEM B DQ<58>	MEM B DQ<58>				
	MEM A DQ<57>	MEM A DQ<61>	MEM B DQ<57>	MEM B DQ<57>				
	MEM A DQ<56>	MEM A DQ<56>	MEM B DQ<56>	MEM B DQ<62>				
	NOTE: Sandybridge does not use DM signals per doc 438297 Huron River SFF DG rev1.0 Section 2.6.13							

SYNC MASTER=ANNE_K901 SYNC DATE=06/22/2011

DDR3 Byte/Bit Swaps

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 30 OF 109
 SHEET: 28 OF 86




Page Notes

Power aliases used by this page:
 ->PPIV5_S3_MEM_B
 ->PPIV5_S3_MEM_C
 ->PPIV5_S3_MEM_VTT_B
 ->PPIV5_S3_MEM_VTT_C
 ->PPIV5_S3_MEM_VTT (2.5 - 3.3V)

Signal aliases used by this page:
 ->I2C_S0D0MMB_SCL
 ->I2C_S0D0MMB_SDA

MEM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
DRAWING NUMBER		SIZE	
D		D	
REVISION			
BRANCH			
PAGE			
31 OF 109			
SHEET			
29 OF 86			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

"Expansion" (bottom) slot

SPD ADDR=0xA4(NR)/0xA5(RD)


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


$$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$$

$$MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$$

$$MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$$




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	1	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=ANNE K901		SYNC DATE=06/22/2011	
PAGE TITLE			
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	32 OF 109
		SHEET	30 OF 86

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3303,R3305		VREFMRGN_NOT
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3309,R3311		VREFMRGN_NOT

Page Notes

Power aliases required by this page:
 - PP3V3_S3_VREFMRGN
 - PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - I2C_VREFDACS_SCL
 - I2C_VREFDACS_SDA
 - I2C_PCA9557D_SCL
 - I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN - Stuffs VREF Margining Circuitry.
 VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
	A	B	C	C	D	D
DAC Channel:						
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNC MASTER=K91_MLB SYNC DATE=06/01/2011

PAGE TITLE: FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 33 OF 109
 SHEET: 31 OF 86



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 0ohm, 0201	L3470, L3471, L3472, L3473		


3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.727 A (RDP)

Supervisor & CLKFREG # ISolation
Delay = 60 ms +/- 20%


SYNC MASTER=K91_MLB		SYNC DATE=05/15/2011	
PAGE TITLE			
X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.




SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.



SD CARD CONNECTOR




SYNC MASTER=K91 MLB		SYNC DATE=05/26/2010	
SD READER CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	35 OF 109
		SHEET	33 OF 86



PAGE TITLE		SYNC DATE=10/12/2010	
T29 Host (1 of 2)		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		36 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		34 OF 86	
IV ALL RIGHTS RESERVED			

NOTE: All unused LSOE/EO pairs should be aliased together. Other signals okay to float (TP/NC).



WWW.chinafox.com


SYNC MASTER=T29		SYNC DATE=10/12/2010	
PAGE TITLE T29 Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 37 OF 109	SHEET 35 OF 86




Page Notes

- Power aliases required by this page:
- PPVIN_SW_T29BST (8-13V Boost Input)
 - PP18V_T29_REG (18V Boost Output)
 - PP3V3_T29_P3V3T29FET (3.3V FET Input)
 - PP3V3_T29_FET (3.3V FET Output)
 - PP3V3_S0_T29PWRCTL
 - PP1V05_T29_P1V05T29FET (1.05V FET Input)
 - PP1V05_T29_FET (1.05V FET Output)
- Signal aliases required by this page:
- T29_CLKREQ_L
 - T29_RESET_L
- BOM options provided by this page:
- T29BST:Y - Stuffs 18V boost circuitry.


T29 15V Boost Regulator




Supervisor & CLKREQ# Isolation



3.3V T29 Switch





1.05V T29 Switch



SYNC MASTER=T29		SYNC DATE=10/12/2010	
PAGE TITLE T29 Power Support			
DRAWING NUMBER Apple Inc.		SIZE D	
REVISION			
BRANCH			
PAGE 38 OF 109			
SHEET 36 OF 86			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
 If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
 Special Star routing needed on these pins. Decoupling on Pg 37.




SYNC MASTER=K91_MLB		SYNC DATE=05/26/2011	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			SIZE
Apple Inc.			D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
DRAWING NUMBER	REVISION	PAGE	SHEET
		39 OF 109	37 OF 86

Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=K91_MLB		SYNC DATE=05/26/2011	
PAGE TITLE			
Ethernet Connector			SIZE
Apple Inc.			D
DRAWING NUMBER		REVISION	
BRANCH		PAGE	
40 OF 109		SHEET	
38 OF 86		IV ALL RIGHTS RESERVED	



SYNC MASTER=T27_MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
FireWire LLC/PHY (FW643E)		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		41 OF 109	
SHEET		39 OF 86	




Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FWPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V05FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation



FireWire Port 5K Pull-Down Detect


All FireWire devices require 5K pull-down on TPB pair.
 Host can detect as load on TPBIAS signal.
 Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.


- Dual-purpose output:
 1) 5K Pull-down Detect when FW_PWR_EN is low.
 2) FW643 WAKE# (PME#) when PHY is powered.
- Pull-up provided on another page.



3.3V FW Switch



1.0V FW Switch



SYNC MASTER=T27 MLB SYNC DATE=12/15/2009

FireWire Port & PHY Power

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 42 OF 109
 SHEET: 40 OF 86

TEXT NOTE FOR 3.3V RAIL CURRENT CHANGED TO EDP NUMBER.



Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
 FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
 (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)



Termination


Place close to FireWire PHY




Cable Power

CRITICAL
 L4310
 FERR-250-OHM

Note: Trace PPVP_FW_PORT1 must handle up to 5A



"Snapback" & "Late VG" Protection




CANNOT SYNC THIS PAGE FROM T27, TPA AND TPB FOR U4350 IS SWAPPED


SYNC MASTER=T27_MLB		SYNC DATE=07/28/2005	
PAGE TITLE			
FireWire Connector		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	43 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	41 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ODD Power Control

SATA ODD Connector




NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



Internally PD ~150K
Write: 0xB6 Read: 0xB7

ADDR1	ADD0	Address (W/R)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9

SATA HDD / IR / SIL Connector



D2R values for 3dB de-emphasis

R2D values for 3dB de-emphasis

(All 4 C's)
GND_VOID=TRUE

SYNC MASTER=K91_MLB SYNC DATE=05/15/2011


SATA/IR/SIL Connectors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: **D**
REVISION: **45 OF 109**
PAGE: **42 OF 86**
SHEET: **42 OF 86**

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

Left USB Port A




We can add protection to 5V if we want, but leaving NC for now
Place L4605 and L4615 at connector pin

USB/SMC Debug Mux




Left USB Port B




SYNC MASTER=K91_MLB		SYNC DATE=06/01/2011	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 109
		SHEET	43 OF 86

IR SUPPORT







www.chinaflex.com

SYNC MASTER=K91_MLB		SYNC DATE=05/15/2010	
Front Flex Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	48 OF 109
		SHEET	44 OF 86



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=LINDA_K901		SYNC DATE=07/07/2011	
PAGE TITLE			
SMC		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	49 OF 109
		SHEET	45 OF 86




SMC Reset "Button", Supervisor & AVREF Supply




PLACEMENT_NOTE=Place R5001 on BOTTOM side
MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.


Debug Power "Buttons"



SMC Crystal Circuit





System (Sleep) LED Circuit




45	NC SMC FAN 2 CTL	==	NC SMC FAN 2 CTL	45	45
45	NC SMC FAN 2 TACH	==	NC SMC FAN 2 TACH	45	45
45	NC SMC FAN 3 CTL	==	NC SMC FAN 3 CTL	45	45
45	NC SMC FAN 3 TACH	==	NC SMC FAN 3 TACH	45	45
64	SMC BC ACOK	==	SMC BC ACOK	45	49 63 64
55	SMC INT L	==	SMC INT L	45	45 55
49	SMC CPU VSENSE	==	SMC CPU VSENSE	45	49
49	SMC CPU ISENSE	==	SMC CPU ISENSE	45	49
49	SMC GFX VSENSE	==	SMC GFX VSENSE	45	49
49	SMC GFX ISENSE	==	SMC GFX ISENSE	45	49
49	TP SMC P1V5S3 ISENSE	==	TP SMC P1V5S3 ISENSE	45	49
49	SMC CPUVCCIO ISENSE	==	SMC CPUVCCIO ISENSE	45	49
49	TP SMC SA ISENSE	==	TP SMC SA ISENSE	45	49
49	SMC DCIN VSENSE	==	SMC DCIN VSENSE	45	49
49	SMC DCIN ISENSE	==	SMC DCIN ISENSE	45	49
49	SMC PBUS VSENSE	==	SMC PBUS VSENSE	45	49
49	SMC BMON ISENSE	==	SMC BMON ISENSE	45	49
49	SMC CPU HI ISENSE	==	SMC CPU HI ISENSE	45	49
49	SMC OTHER HI ISENSE	==	SMC OTHER HI ISENSE	45	49
49	TP SMC P10	==	TP SMC P10	45	49
49	TP SMC P20	==	TP SMC P20	45	49
49	TP SMC P24	==	TP SMC P24	45	49
49	SMC BMON MUX SEL	==	SMC BMON MUX SEL	45	49
49	TP SMC P41	==	TP SMC P41	45	49
49	TP SMC P43	==	TP SMC P43	45	49
49	TP SMC PF5	==	TP SMC PF5	45	49
49	TP SMC RSTGATE L	==	TP SMC RSTGATE L	45	49

SMC FSB to 3.3V Level Shifting



53	SMC ONOFF L	R5070	10K	1	54	1/16W	MP-LF	402
45	G3 POWERON L	R5072	10K	1	54	1/16W	MP-LF	402
63	SMC LID	R5071	100K	1	54	1/16W	MP-LF	402
47	SMC TX L	R5073	10K	1	54	1/16W	MP-LF	402
47	SMC RX L	R5074	100K	1	54	1/16W	MP-LF	402
47	SMC TMS	R5077	10K	1	54	1/16W	MP-LF	402
47	SMC TDO	R5078	10K	1	54	1/16W	MP-LF	402
47	SMC TDI	R5079	10K	1	54	1/16W	MP-LF	402
47	SMC TCK	R5080	10K	1	54	1/16W	MP-LF	402
63	SMC BIL BUTTON L	R5081	10K	1	54	1/16W	MP-LF	402
64	SMC BC ACOK	R5087	470K	1	54	1/16W	MP-LF	402
55	SMC INT L	R5093	10K	1	54	1/16W	MP-LF	402
45	SMC PA0 PU	R5091	100K	1	54	1/16W	MP-LF	402
45	SMC RUNTIME SCT L	R5094	100K	1	54	1/16W	MP-LF	402
73	SMC ADAPTER EN	R5085	10K	1	54	1/16W	MP-LF	402
45	SMC CASE OPEN	R5086	10K	1	54	1/16W	MP-LF	402
45	SMC PB4	R5088	10K	1	54	1/16W	MP-LF	402
76	SMC S4 WAKESRC EN	R5090	100K	1	54	1/16W	MP-LF	402
45	WIFI_EVENT L	R5089	10K	1	54	1/16W	MP-LF	402

BATLOW# Isolation



Internal 20K pull-up on PM_BATLOW_L in PCH.

Below connections are different from K91

45	NC SMC FAN 1 CTL	==	NC SMC FAN 1 CTL	45	45			
45	NC SMC FAN 1 TACH	==	NC SMC FAN 1 TACH	45	45			
45	TP SMC ADC2	==	TP SMC ADC2	45	45			
45	TP SMC ADC3	==	TP SMC ADC3	45	45			
45	TP SMC ADC14	==	TP SMC ADC14	45	45			
45	TP SMC GFX THROTTLE L	==	TP SMC GFX THROTTLE L	45	45			
45	SMC GFX OVERTEMP L	R5095	10K	1	54	1/16W	MP-LF	402


SMC Support

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 50 OF 109
SHEET: 46 OF 86



LPC+SPI Connector



SPI Bus Series Termination



SYNC MASTER=K91 MLB		SYNC DATE=05/15/2011	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	51 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	47 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K91_MLB		SYNC DATE=05/26/2011	
PAGE TITLE			
SMBus Connections		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


SMLink 1 is slave port to access PCH & CPU via PECl.




PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU Vcore Voltage Sense / Filter



CPU 1.05V VCCIO Current Sense / Filter




GFX/IG Vcore Voltage Sense / Filter




SYNC MASTER=LINDA K90I		SYNC DATE=10/22/2010	
Voltage & Load Side Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		53 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		49 OF 86	


COMPUTING High Side Current Sense / Filter




OTHER High Side Current Sense / Filter



CHARGER BMON High Side (BATTERY DISCHARGE) Current Sense, MUX & Filter



DC-IN (AMON) Current Sense Filter




INA (Engineering) Solution
Gain: 50x
Scale: 2A / V
Max VOut: 3.3V at 6.6A


Charger BMON (Production) Solution
ISL6259 Gain: 36x
Scale: 2.78A / V
Max VOut: 3.3V at 9.167A

SYNC MASTER=LINDA_K901		SYNC DATE=10/22/2011	
PAGE TITLE High Side Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	54 OF 109
		SHEET	50 OF 86


CPU Proximity/CPU Die/5V-3.3V Proximity




T29 Die



PCH-T29 Proximity/FinStack



SYNC MASTER=LINDA_K901		SYNC DATE=10/22/2010	
PAGE TITLE: Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE: 55 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET: 51 OF 86	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K24_MLB		SYNC DATE=07/20/2009	
PAGE TITLE			
Fan		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		52 OF 86	
IV ALL RIGHTS RESERVED			




PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with PSOC power to isolate when PSOC is not powered.




TPAD Buttons Disable




PAGE TITLE		SYNC DATE=07/12/2010	
WELLSPRING 1			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED



Keyboard Backlight Driver & Detection




Keyboard Backlight Connector




K6 NOTES : C5850 HAS BYPASS PROPERTY, SHOULD BE ADDED INCASE THIS PAGE IS SYNC'ED FROM T27

SYNC MASTER=LINDA_K901		SYNC DATE=07/12/2010	
PAGE TITLE WELLSPRING 2			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	58 OF 109
		SHEET	54 OF 86




SYNC MASTER=LINDA_K901		SYNC DATE=07/08/2011	
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	59 OF 109
		SHEET	55 OF 86




SYNC MASTER=K91_MLB		SYNC DATE=05/15/2011	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	56 OF 86

AUDIO CODEC
APPLE P/N 353S2355



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456



NOTES ON CODEC I/O

- DIFF FSINPUT= 2.45VRMS
- SE FSINPUT= 1.22VRMS
- DAC1 FSOUTPUT= 1.34VRMS
- DAC2/3 FSOUTPUTDIFF= 2.67VRMS
- DAC2/3 FSOUTPUTSE= 1.34VRMS

Digital Mic

- TP AUD DMIC CLK TP AUD DMIC CLK 57
- TP AUD DMIC SDATA TP AUD DMIC SDATA 57

SYNC MASTER=LENG K901		SYNC DATE=08/10/2011	
PAGE TITLE			
AUDIO: CODEC/REGULATOR		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


8 7 6 5 4 3 2 1

D
C
B
A

D
C
B
A

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)
 FC_HP = 3.6 HZ
 FC_LP = 43KHZ
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS





PAGE TITLE		DRAWING NUMBER		SIZE
AUDIO: LINE INPUT FILTER		D		D
Apple Inc.		REVISION		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		63 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		58 OF 86
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

8 7 6 5 4 3 2 1


FOR PROTO2, STUFF R6521 AND NO STUFF R6520 AND R6522 UNTIL RE-TASKABLE IO SW SUPPORT AVAILABLE (FORCES IO INTO OUTPUT MODE).

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS

AV_PB = -1V/V, FC_LPF = 35.2KHZ




SYNC MASTER=LENG K901		SYNC DATE=08/10/2011	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		65 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		59 OF 86	
IV ALL RIGHTS RESERVED			

SATELLITE & SUB TWEETER AMPLIFIER

APN: 353S2888


SATELLITE 169 HZ < FC < 282 HZ
 SUB 80 HZ < FC < 132 HZ
 GAIN 3DB




SYNC MASTER=LENG K901		SYNC DATE=08/10/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	66 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	60 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX



ANALOG MIC CONNECTOR
APN: 518S0520



SPEAKER CONNECTOR



ANALOG AUDIO IO SWITCH

GPI00 = 0 AND GPI01 = 1 --> HP PATH SELECTED
GPI00 = 1 AND GPI01 = 0 --> LI PATH SELECTED

SYNC MASTER=LENG K901		SYNC DATE=08/10/2011	
PAGE TITLE			
AUDIO: JACK		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	67 OF 109
		SHEET	61 OF 86



8 7 6 5 4 3 2 1

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	GPIO_2 AND GPIO_1	0X09 (A)
LINE IN	0X05 (5)	0X05 (5)	0X0C (12)	GPIO_2 AND GPIO_1	0X09 (A) AND UI ELEMENT
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (3)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80A)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SOUTHBRIDGE RESOURCES

FUNCTION	SYSTEM GPIO	SYSTEM INTERRUPT
AUD_IPHS_SWITCH_EN	COUGAR_POINT GPIO16	N/A
AUD_I2C_INT_L	N/A	COUGAR_POINT GPIO5/PIRQH
AUD_IP_PERIPHERAL_DET	N/A	COUGAR_POINT GPIO3/PIRQH


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




EXTRACTION NOTIFICATION CKT



PORT B LEFT (HEADSET MIC)




PORT B RIGHT (BUILT-IN MIC)



SYNC MASTER=LENG K901		SYNC DATE=08/10/2011	
PAGE TITLE			
AUDIO: JACK TRANSLATORS		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	68 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 86
III NOT TO REPRODUCE OR COPY IT			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1


MagSafe DC Power Jack




1-Wire OverVoltage Protection

3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator



BIL CONNECTOR




BATTERY CONNECTOR



SYNC MASTER=JACK_K901		SYNC DATE=08/20/2011	
PAGE TITLE			
DC-In & Battery Connectors		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	63 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Inrush Limiter

Reverse-Current Protection



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0761	1	S27137DP	Q7055	CRITICAL	
376S0845	1	S27149DP	Q7080	CRITICAL	
376S0845	1	S27149DP	Q7085	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0966	1	RJK03E1DNS	Q7030	CRITICAL	
376S0966	1	RJK03E1DNS	Q7035	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10780129	1	RES,5MOHM,1%,1W,0612,4-TERM	R7050	CRITICAL	BATT_2S

Max Current = 8A
(L7030 limit)
f = 400 kHz

D
C
B
A

D
C
B
A

K6 NOTES : L7030 CHANGED BACK TO K24 IND DUE TO LAYOUT

SYNC MASTER=JACK_K901 SYNC DATE=10/11/2011


PAGE TITLE: PBus Supply & Battery Charger

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 70 OF 109
SHEET: 64 OF 86

System Agent Power Supply




SYNC MASTER=JACK_K901		SYNC DATE=08/19/2010	
System Agent Supply			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		71 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		65 OF 86	

5V_S3 / 3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * RA / RB) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$




MAX CURRENT = 12.947A
PWM FREQ. = 300 KHZ

PWM FREQ. = 375 KHZ
MAX CURRENT = 7.45A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0966	1	RJK03E1DNS	Q7260	CRITICAL	
376S0895	1	RJK03E0DNS	Q7261	CRITICAL	

SYNC MASTER=JACK_K901		SYNC DATE=10/04/2011	
PAGE TITLE: 5V/3.3V SUPPLY			
DRAWING NUMBER: D		SIZE: D	
Apple Inc.		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 72 OF 109	
		SHEET: 66 OF 86	

SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0299	128S0218		ALL	
128S0093	128S0218		ALL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0790	1	CSD58858Q3	Q7330	CRITICAL	
376S0928	1	FDMC25148DC	Q7335	CRITICAL	

Vout = 1.5V
14.1A max output
(Q7335 limit)
f = 400 kHz

SYMC_MASTER=JACK_K901 SYMC_DATE=10/11/2015

1.5V DDR3 Supply

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 73 OF 109
SHEET: 67 OF 86




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OP
353S3259	1	IC_MAX15092,3+1PH CPU REG,IMVP7,5X5QFN40	U7400	CRITICAL	

Need symbol to be re-drawn to clean up this page




SYMC_MASTER=JACK_F802		SYMC_DATE=10/16/2015	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
			D
		REVISION	
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		74 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		68 OF 86	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYMC MASTER-BOX-2302		SYMC_DATE=09/03/2015	
PAGE TITLE			
CPU IMVP7 & AXG VCore Output		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	75 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	69 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


CPU VCCIO (1.05V S0) Regulator



$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 22.695A$
 $V_{out} = 0.5V * (1 + R_a / R_b)$


SYNC MASTER=JACK_K901		SYNC DATE=08/19/2011	
PAGE TITLE			
CPUVCCIO (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	76 OF 109
		SHEET	70 OF 86

CAESAR IV 1.2V INT.VR CMPTS




1.05V S5 LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Switcher

Vout = 1.8V
MAX CURRENT = 2A
F = 1MHZ




1.5V S0 Switcher

Vout = 1.5V
MAX CURRENT = 0.3A
F = 1MHZ




1.05V S0 LDO

Vout = 1.05V
Max Current = 0.35A



SYNC MASTER=JACK_K901		SYNC DATE=08/19/2010	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



3.3V S4 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.35 A (EDP)

3.3V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	31 mOhm @1.8V
LOADING	1.608 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

3.3V S0 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)

3.3V_SUS FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V_SUS FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	16 mOhm @4.5V
LOADING	100? mA (EDP)

5.0V S0 FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	18 MOHM @4.5V
LOADING	1.678 A (EDP)


SYNC MASTER=JACK K90I SYNC DATE=10/22/2010

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
78 OF 109	D
PAGE	78 OF 109
SHEET	72 OF 86



State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0

D

D

C

C

B

B

A

A


SYNC_MASTER=JACK_K901 SYNC_DATE=10/22/2010

Power Control 1/ENABLE

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION NUMBER: D
REVISION:
BRANCH:
PAGE: 79 OF 109
SHEET: 73 OF 86



LCD CONNECTOR
LVDS CONNECTOR:518S0650


FOUR GROUNDING VIAS SHOULD BE DISTRIBUTED
ALONG THE GROUND SHAPE THAT BOUND THE CONNECTOR BODY
CRITICAL
J9000
20474-030E-11
P-RT-SM

LVDS I/F
LED BKLT I/F

SYNC MASTER=K24 MLB		SYNC DATE=07/20/2009	
PAGE TITLE			
LVDS CONNECTOR		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			90 OF 109
		SHEET	74 OF 86




T29 A High-Speed Sig



T29 signals are P/N-swapped after AC caps to improve layout.


DP A Super-Driver

PS8301 I2C Addresses:
A1 A0 Addr (W/R)
0 0 0x96/0x97
0 1 0xB6/0xB7
1 0 0x94/0x95
1 1 0xB4/0xB5




PS8301 has internal ~150K pull-down on PD pin. Okay to drive this pin even when VCC=0V per Parade (pin is 5V-tolerant).

Port A MCU




R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.


T29 Path Biasing



DP Path Biasing



DP/T29 A Low-Speed MUX



Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100 ohm pull-downs would defeat DP Sink's detection of DP Source.

SYNC MASTER=T29		SYNC DATE=10/16/2010	
DisplayPort/T29 A MUXing			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		93 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		75 OF 86	



3.3V/HV Power MUX


Port A 3.3V Power Switch

Port A HV Power Switch

	Nominal	Min	Max
IFLT	885mA	876mA	894mA (*)
ILIM	935mA	925mA	944mA (*)
TFLT	18.3ms	13.4ms	26.7ms
TSD	470ms	235ms	724ms

SI8409DB:
 Vds(max): -30V
 Vgs(max): +/-12V
 Vgs(th): -1.4V
 Rds(on): 65mOhm @ 2.5V Vgs
 Id(max): 3.7A @ 70C

DP_PWR must be S4 to wake from T29 devices.




IFLT = 200k / RFLT = 885mA
 ILIM = 201k / RLIM = 935mA
 TFLT = CCT * 38900
 TSD = CCT * 100000

Bleeder Resistor
 2.5V / 249 ohm = 10mA
 R9419 P = ~27mW

ZXRE060A REF range: 0.595-0.605V (0.600V nominal)
 Circuit threshold range: 3.363-3.439V (3.395V nominal)


Circuit threshold range: 2.877-2.941V (2.903V nominal)

DisplayPort/T29 A Connector



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
 Sink HPD range:
 High: 2.0 - 5.0V
 Low: 0 - 0.8V

SYNC MASTER=T29		SYNC DATE=10/16/2010	
DisplayPort/T29 A Connector			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 94 OF 109	
III NOT TO REPRODUCE OR COPY IT		SHEET 76 OF 86	
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=VEMURI K901		SYNC DATE=06/25/2010	
LCD Backlight Driver			
Apple Inc.		DRAWING NUMBER	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	97 OF 109
		SHEET	77 OF 86



CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
DMI_S2N	PCIE_85D	PCIE		DMI_S2N P<3:0> 9 17
DMI_S2N	PCIE_85D	PCIE		DMI_S2N N<3:0> 9 17
DMI_N2S	PCIE_85D	PCIE		DMI_N2S P<3:0> 9 17
DMI_N2S	PCIE_85D	PCIE		DMI_N2S N<3:0> 9 17
FDI_DATA	PCIE_85D	PCIE		FDI_DATA P<7:0> 9 17
FDI_DATA	PCIE_85D	PCIE		FDI_DATA N<7:0> 9 17
FDI_FSYN<1..0>	CPU_50S	CPU_AGTL		FDI_FSYN<1..0> 9 17
FDI_LSYN<1..0>	CPU_50S	CPU_AGTL		FDI_LSYN<1..0> 9 17
FDI_INT	CPU_50S	CPU_AGTL		FDI_INT 9 17
CPU_PRCI	CPU_50S	PCIE		CPU_PRCI 10 19 45
PM_SYNC	CPU_50S	CPU_AGTL		PM_SYNC 10 17
PM_MEM_PWRGD	CPU_50S	CPU_AGTL		PM_MEM_PWRGD 10 17 30
XDP_DBRESET_L	CPU_50S	CPU_ITP		XDP_DBRESET_L 10 23 26
XDP_CPU_PRDY_L	CPU_50S	CPU_ITP		XDP_CPU_PRDY_L 10 23
XDP_CPU_PREQ_L	CPU_50S	CPU_ITP		XDP_CPU_PREQ_L 10 23
PM_EXT_TS_L<0>	CPU_50S	CPU_AGTL		PM_EXT_TS_L<0> 10
PM_EXT_TS_L<1>	CPU_50S	CPU_AGTL		PM_EXT_TS_L<1> 10
CPU_SM_RCOMP<0>	CPU_27P4S	CPU_COMP		CPU_SM_RCOMP<0> 10
CPU_SM_RCOMP<1>	CPU_27P4S	CPU_COMP		CPU_SM_RCOMP<1> 10
CPU_SM_RCOMP<2>	CPU_27P4S	CPU_COMP		CPU_SM_RCOMP<2> 10
CPU_CFG<11..0>	CPU_50S	CPU_ITP		CPU_CFG<11..0> 9 23
CPU_CATERR_L	CPU_50S	CPU_AGTL		CPU_CATERR_L 10
CPU_VCCIO_SEL	CPU_50S	CPU_AGTL		CPU_VCCIO_SEL 12
CPU_PROCHOT_L	CPU_50S	CPU_AGTL		CPU_PROCHOT_L 10 46 68
CPU_PWRGD	CPU_50S	CPU_AGTL		CPU_PWRGD 10 19 23
PM_THERMTRIP_L	CPU_50S	CPU_8MIL		PM_THERMTRIP_L 10 19
DMI_CLK100M_CPU_P	CLK_PCIE_90D	CLK_PCIE		DMI_CLK100M_CPU_P 10 16
DMI_CLK100M_CPU_N	CLK_PCIE_90D	CLK_PCIE		DMI_CLK100M_CPU_N 10 16
ITPCPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE		ITPCPU_CLK100M_P 10 16
ITPCPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE		ITPCPU_CLK100M_N 10 16
ITPXDP_CLK100M_P	CLK_PCIE_90D	CLK_PCIE		ITPXDP_CLK100M_P 16 23
ITPXDP_CLK100M_N	CLK_PCIE_90D	CLK_PCIE		ITPXDP_CLK100M_N 16 23
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE		XDP_CPU_CLK100M_P 23
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE		XDP_CPU_CLK100M_N 23
EDP_COMP	CPU_27P4S	CPU_COMP		EDP_COMP 9
CPU_PEG_COMP	CPU_27P4S	CPU_COMP		CPU_PEG_COMP 9
XDP_CPU_TDI	CPU_50S	CPU_ITP		XDP_CPU_TDI 10 23
XDP_CPU_TDO	CPU_50S	CPU_ITP		XDP_CPU_TDO 10 23
XDP_CPU_TMS	CPU_50S	CPU_ITP		XDP_CPU_TMS 10 23
XDP_CPU_TCK	CPU_50S	CPU_ITP		XDP_CPU_TCK 10 23
XDP_CPU_TRST_L	CPU_50S	CPU_ITP		XDP_CPU_TRST_L 10 23
XDP_BM_L<3..0>	CPU_50S	CPU_ITP		XDP_BM_L<3..0> 10 23
CPU_CFG<15..12>	CPU_50S	CPU_ITP		CPU_CFG<15..12> 9 23
XDP_CPUURST_L	CPU_50S	CPU_ITP		XDP_CPUURST_L 23
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU_VCCSENSE_P 12 68
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU_VCCSENSE_N 12 68
CPU_VCCIOSENSE_P	CPU_27P4S	CPU_VCCIOSENSE		CPU_VCCIOSENSE_P 12 70
CPU_VCCIOSENSE_N	CPU_27P4S	CPU_VCCIOSENSE		CPU_VCCIOSENSE_N 12 70
CPU_AXG_SENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU_AXG_SENSE_P 12 68
CPU_AXG_SENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU_AXG_SENSE_N 12 68
CPU_VDDO_SENSE_P	CPU_27P4S	CPU_VCCSENSE		CPU_VDDO_SENSE_P 12
CPU_VDDO_SENSE_N	CPU_27P4S	CPU_VCCSENSE		CPU_VDDO_SENSE_N 12
CPU_AXG_VALSENSE_P	CPU_27P4S	CPU_VCCIOSENSE		CPU_AXG_VALSENSE_P 9
CPU_AXG_VALSENSE_N	CPU_27P4S	CPU_VCCIOSENSE		CPU_AXG_VALSENSE_N 9
CPU_VCC_VALSENSE_P	CPU_27P4S	CPU_VCCIOSENSE		CPU_VCC_VALSENSE_P 9
CPU_VCC_VALSENSE_N	CPU_27P4S	CPU_VCCIOSENSE		CPU_VCC_VALSENSE_N 9
CPU_VIDALERT_L	CPU_50S	CPU_COMP		CPU_VIDALERT_L 12 68
CPU_VIDSCCLK	CPU_50S	CPU_COMP		CPU_VIDSCCLK 12 68
CPU_VIDSOUT	CPU_50S	CPU_COMP		CPU_VIDSOUT 12 68
PEG_E2D_P<15..0>	PCIE_85D	PCIE		PEG_E2D_P<15..0> 8
PEG_E2D_N<15..0>	PCIE_85D	PCIE		PEG_E2D_N<15..0> 8
PEG_E2D_C_P<15..0>	PCIE_85D	PCIE		PEG_E2D_C_P<15..0> 8
PEG_E2D_C_N<15..0>	PCIE_85D	PCIE		PEG_E2D_C_N<15..0> 8
PEG_D2R_P<15..0>	PCIE_85D	PCIE		PEG_D2R_P<15..0> 8
PEG_D2R_N<15..0>	PCIE_85D	PCIE		PEG_D2R_N<15..0> 8
PEG_D2R_C_P<15..0>	PCIE_85D	PCIE		PEG_D2R_C_P<15..0> 8
PEG_D2R_C_N<15..0>	PCIE_85D	PCIE		PEG_D2R_C_N<15..0> 8

CPU_VCCSA_VID<0>
CPU_VCCSA_VID<1>

SYNC MASTER=ANNE_K901 SYNC DATE=06/08/2011

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: CPU Constraints
REVISION: 1
PAGE: 100 OF 109
SHEET: 78 OF 86



Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_37S, MEM_40S, MEM_72D, MEM_50S, MEM_85D, MEM_50S, MEM_85D, MEM_50S, MEM_85D.

Memory Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Rows include MEM_A_CLK, MEM_A_CMD, MEM_A_DQ, MEM_B_CLK, MEM_B_CMD, MEM_B_DQ, MEM_A_DQS, MEM_B_DQS.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2MEM, MEM_CTRL2CTRL, MEM_CTRL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DATA2DATA, MEM_DATA2MEM, MEM_DQS2MEM, MEM_20OTHER.

Memory Bus Spacing Group Assignments

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Multiple rows defining spacing assignments for various net types like MEM_CLK, MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS.

Need to support MEM*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow rPGA guidelines per Huron River SFF DG rev1.0 (#438297). DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement. DQ to DQS matching per byte lane should be within 0.127mm. DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm]. CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm. CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs. A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm. DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric. Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm. SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Apple Inc. logo and title 'Memory Constraints'. Includes drawing number, revision, and a notice of proprietary property: 'THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED'. Page 101 of 109, Sheet 79 of 86.



Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?	SATA	TOP,BOTTOM	=3x_DIELECTRIC	?
SATA_IOMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_ML	DP_85D	DISPLAYPORT	DP IG ML P<3..0>	8
DP_ML	DP_85D	DISPLAYPORT	DP IG ML N<3..0>	8
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP EXTA AUXCH C P	8 17 75 81
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP EXTA AUXCH C N	8 17 75 81
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS IG A CLK P	18 74
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS IG A CLK N	18 74
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS IG A DATA P<2..0>	6 18 74
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS IG A DATA N<2..0>	6 18 74
	LVDS_90D	LVDS	NC LVDS IG A DATAP<3>	8 18
	LVDS_90D	LVDS	NC LVDS IG A DATAN<3>	8 18
	LVDS_90D	LVDS	LVDS IG B DATA P<3..0>	8
	LVDS_90D	LVDS	LVDS IG B DATA N<3..0>	8
	LVDS_90D	LVDS	TP LVDS IG B CLKP	6 8 18
	LVDS_90D	LVDS	TP LVDS IG B CLKN	6 8 18
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P	16 42
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C N	16 42
SATA_HDD_R2D_CONN	SATA_90D	SATA	SATA HDD R2D P	6 42
SATA_HDD_R2D_CONN	SATA_90D	SATA	SATA HDD R2D N	6 42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P	16 42
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R N	16 42
SATA_HDD_D2R_CONN	SATA_90D	SATA	SATA HDD D2R C P	6 42
SATA_HDD_D2R_CONN	SATA_90D	SATA	SATA HDD D2R C N	6 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P	16 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C N	16 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D P	6 42
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D N	6 42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P	16 42
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R N	16 42
SATA_HDD_R2D_CONN	SATA_90D	SATA	SATA HDD R2D RC P	42
SATA_HDD_R2D_CONN	SATA_90D	SATA	SATA HDD R2D RC N	42
SATA_HDD_D2R_CONN	SATA_90D	SATA	SATA HDD D2R RC P	42
SATA_HDD_D2R_CONN	SATA_90D	SATA	SATA HDD D2R RC N	42
PCH_SATA_IOMP	SATA_IOMP		PCH SATAIOMP	16
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_P	18 24
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_P	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_N	18 24
USB_EXTA	USB_85D	USB	USB_EXTA_P	24 43
USB_EXTA	USB_85D	USB	USB_EXTA_N	24 43
USB_EXTB	USB_85D	USB	USB_EXTB_P	24 43
USB_EXTB	USB_85D	USB	USB_EXTB_N	24 43
USB_EXTC	USB_85D	USB	USB_EXTC_P	8 24
USB_EXTC	USB_85D	USB	USB_EXTC_N	8 24
USB_EXTD	USB_85D	USB	USB_T29A_P	8 24
USB_EXTD	USB_85D	USB	USB_T29A_N	8 24
	USB_85D	USB	T29_A_ESVD_P	8 75
	USB_85D	USB	T29_A_ESVD_N	8 75
USB_CAMERA	USB_85D	USB	USB_CAMERA_P	18 32
USB_CAMERA	USB_85D	USB	USB_CAMERA_N	18 32
USB_CAMERA_CONN	USB_85D	USB	USB_CAMERA_CONN_P	6 32
USB_CAMERA_CONN	USB_85D	USB	USB_CAMERA_CONN_N	6 32
USB_BT	USB_85D	USB	USB_BT_P	6 24 32
USB_BT	USB_85D	USB	USB_BT_N	6 24 32
USB_TPAD	USB_85D	USB	USB_TPAD_P	24 53
USB_TPAD	USB_85D	USB	USB_TPAD_N	24 53
USB_IR	USB_85D	USB	USB_IR_P	24 44
USB_IR	USB_85D	USB	USB_IR_N	24 44
USB_SDCARD	USB_85D	USB	USB_SDCARD_P	
USB_SDCARD	USB_85D	USB	USB_SDCARD_N	
USB_BRCRYPT	USB_85D	USB	USB_BRCRYPT_P	
USB_BRCRYPT	USB_85D	USB	USB_BRCRYPT_N	
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH USB RBIAS	18
PCH_PCIE1_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	16 25
PCH_PCIE1_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	16 25
PCH_PCIE2_UNUSED	CLK_PCIE_90D	CLK_PCIE	NC_FSB_CLK133M_PCH_P	8
PCH_PCIE2_UNUSED	CLK_PCIE_90D	CLK_PCIE	NC_FSB_CLK133M_PCH_N	8
PCH_PCIE3_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	16 25
PCH_PCIE3_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	16 25
PCH_PCIE4_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	16 25
PCH_PCIE4_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	16 25
PCH_PCIE5_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK14P3M_REFCLK	16 25
PCH_PCIE5_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK33M_PCIEIN	16 25
GFX_CLK_DP18SS	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DPLLSS_P	
GFX_CLK_DP18SS	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DPLLSS_N	

SYNC MASTER=K91_MLB SYNC DATE=05/15/2011

PAGE TITLE: PCH Constraints 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 102 OF 109
 SHEET: 80 OF 86



LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_50S and CLK_LPC_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK_LPC.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_SLOW_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

DisplayPort Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes DISPLAYPORT.

PCI-Express Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIE_85D and CLK_PCIE_90D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes PCIE.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK_SLOW_55S and CLK_25M_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Lists various net types like LPC_AD, LPC_FRAME_L, SMBUS_PCH_CLK, HDA_BIT_CLK, etc.

Chipset Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Lists various net types like DP_EXTA_ML, DP_INT_ML, PCIE_T29_R2D, etc.

Clock Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Lists various net types like SYSCLK_CLK32K_RTC, SYSCLK_CLK25M_SB, etc.

Metadata block containing: SYNC MASTER=K91_MLB, SYNC DATE=05/15/2011, PCH Constraints 2, Apple Inc. logo, and a NOTICE OF PROPRIETARY PROPERTY section.



8

7

6

5

4

3

2

1

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	5MIL	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALI	
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALO	
	ENET_50S	ENET_3X	ENET_RESET_L	33 37
	ENET_MDI	ENET_MDI	ENET_MDI_P<3..0>	37 38
	ENET_100D	ENET_MDI	ENET_MDI_N<3..0>	37 38
EECD	ENET_50S	ENET_CR_DATA	ENET_CR_DATA<7..0>	33 37
EECD	ENET_50S	ENET_CR_DATA	ENET_CR_CMD	33 37
EECD	ENET_50S	ENET_CR_DATA	ENET_CR_CLK	33 37
EECD	ENET_50S	ENET_CR_DATA	SDCONN_DATA<7..0>	33
EECD	ENET_50S	ENET_CR_DATA	SDCONN_CMD	33
EECD	ENET_50S	ENET_CR_DATA	SDCONN_CLK	33
EECD	ENET_50S	ENET_CR_DATA	SDCONN_CLK_L	33

D

D

C

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
EECD	FW_D0_TPA	FW_TP	NC_FW0_TPAP	6 39 41
EECD	FW_D0_TPA	FW_TP	NC_FW0_TPAN	39 41
EECD	FW_D0_TPB	FW_TP	NC_FW0_TBPB	6 39 41
EECD	FW_D0_TPB	FW_TP	NC_FW0_TBPN	6 39 41
EECD	FW_D1_TPA	FW_TP	FW_PORT1_TPA_P	39 41
EECD	FW_D1_TPA	FW_TP	FW_PORT1_TPA_N	39 41
EECD	FW_D1_TPB	FW_TP	FW_PORT1_TPB_P	39 41
EECD	FW_D1_TPB	FW_TP	FW_PORT1_TPB_N	39 41
			Port 2 Not Used	

C

B

B

A

A

SYNC MASTER=K91_MLB		SYNC DATE=05/15/2011	
Ethernet/FW Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		104 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		82 OF 86	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1



8 7 6 5 4 3 2 1

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
T29_R2D0	T29DP_80D	T29DP	T29 R2D P<0>
T29_R2D0	T29DP_80D	T29DP	T29 R2D N<0>
T29_R2D1	T29DP_80D	T29DP	T29 R2D P<1>
T29_R2D1	T29DP_80D	T29DP	T29 R2D N<1>
T29DP_80D	T29DP_80D	T29DP	T29 R2D C F P<1..0>
T29DP_80D	T29DP_80D	T29DP	T29 R2D C F N<1..0>
T29_D2R0	T29DP_100D	T29DP	T29 D2R C P<0>
T29_D2R0	T29DP_100D	T29DP	T29 D2R C N<0>
T29_D2R1	T29DP_100D	T29DP	T29 D2R C P<1>
T29_D2R1	T29DP_100D	T29DP	T29 D2R C N<1>
T29DP_100D	T29DP_100D	T29DP	T29DPA D2R1 AUXCH P
T29DP_100D	T29DP_100D	T29DP	T29DPA D2R1 AUXCH N
T29DP_80D	T29DP_80D	T29DP	DP SDRVA ML C P<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVA ML C N<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVA ML R P<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVA ML R N<3..0>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<2..0:2>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<2..0:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML P<3..1:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML N<3..1:2>
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH N
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH C P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH C N
T29DP_80D	T29DP_80D	T29DP	T29DPA ML P<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPA ML N<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPA ML C P<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPA ML C N<3..0>
T29DP_80D	T29DP_80D	T29DP	DP A EXT AUXCH P
T29DP_80D	T29DP_80D	T29DP	DP A EXT AUXCH N
T29_R2D2	T29DP_80D	T29DP	T29 R2D P<2>
T29_R2D2	T29DP_80D	T29DP	T29 R2D N<2>
T29_R2D3	T29DP_80D	T29DP	T29 R2D P<3>
T29_R2D3	T29DP_80D	T29DP	T29 R2D N<3>
T29DP_80D	T29DP_80D	T29DP	T29 R2D C F P<3..2>
T29DP_80D	T29DP_80D	T29DP	T29 R2D C F N<3..2>
T29_D2R2	T29DP_100D	T29DP	T29 D2R C P<2>
T29_D2R2	T29DP_100D	T29DP	T29 D2R C N<2>
T29_D2R3	T29DP_100D	T29DP	T29 D2R C P<3>
T29_D2R3	T29DP_100D	T29DP	T29 D2R C N<3>
T29DPB_D2R3_AUXCH_P	T29DP_100D	T29DP	T29DPB D2R3 AUXCH P
T29DPB_D2R3_AUXCH_N	T29DP_100D	T29DP	T29DPB D2R3 AUXCH N
T29DP_80D	T29DP_80D	T29DP	DP SDRVB ML C P<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVB ML C N<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVB ML R P<3..0>
T29DP_80D	T29DP_80D	T29DP	DP SDRVB ML R N<3..0>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML P<2..0:2>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML N<2..0:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML P<3..1:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML N<3..1:2>
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH N
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH C P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH C N
T29DP_80D	T29DP_80D	T29DP	T29DPB ML P<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPB ML N<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPB ML C P<3..0>
T29DP_80D	T29DP_80D	T29DP	T29DPB ML C N<3..0>
T29DP_80D	T29DP_80D	T29DP	DP B EXT AUXCH P
T29DP_80D	T29DP_80D	T29DP	DP B EXT AUXCH N

Only used on dual-port hosts.

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0>
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0>
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0>
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0>
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N
DP_T29SRC_ML	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>
DP_T29SRC_ML	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>
DP_T29SRC_AUXCH	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P
DP_T29SRC_AUXCH	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N
T29_I2C_55S	T29_I2C	I2C	I2C T29_SCL
T29_I2C_55S	T29_I2C	I2C	I2C T29_SDA
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29 SPI_CLK
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29 SPI_MOSI
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29 SPI_MISO
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29 SPI_CS_L
T29DP_80D	T29DP	T29DP	T29 R2D C P<3..0>
T29DP_80D	T29DP	T29DP	T29 R2D C N<3..0>
T29DP_100D	T29DP	T29DP	T29 D2R P<3..0>
T29DP_100D	T29DP	T29DP	T29 D2R N<3..0>

Only used on hosts supporting T29 video-in

SYNC MASTER=Master SYNC DATE=06/21/2011

T29 Constraints

Apple Inc.

DRAWING NUMBER: D

REVISION:

BRANCH:

PAGE: 105 OF 109

SHEET: 83 OF 86

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1



8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	SIZE
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50G	250G	SMBUS_SMC_A_S3_SCL	6 32 45 48 54 55
SMBUS_SMC_A_S3_SDA	SMB_50G	250G	SMBUS_SMC_A_S3_SDA	6 32 45 48 54 55
SMBUS_SMC_B_S0_SCL	SMB_50G	250G	SMBUS_SMC_B_S0_SCL	45 48 51
SMBUS_SMC_B_S0_SDA	SMB_50G	250G	SMBUS_SMC_B_S0_SDA	45 48 51
SMBUS_SMC_O_S0_SCL	SMB_50G	250G	SMBUS_SMC_O_S0_SCL	6 32 45 48 51
SMBUS_SMC_O_S0_SDA	SMB_50G	250G	SMBUS_SMC_O_S0_SDA	6 32 45 48 51
SMBUS_SMC_BSA_SCL	SMB_50G	250G	SMBUS_SMC_BSA_SCL	6 45 48 53 64
SMBUS_SMC_BSA_SDA	SMB_50G	250G	SMBUS_SMC_BSA_SDA	6 45 48 53 64
SMBUS_SMC_MGMT_SCL	SMB_50G	250G	SMBUS_SMC_MGMT_SCL	45 48
SMBUS_SMC_MGMT_SDA	SMB_50G	250G	SMBUS_SMC_MGMT_SDA	45 48

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	SIZE
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	64
	1TO1_DIFFPAIR		CHGR_CSI_N	64
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	64
	1TO1_DIFFPAIR		CHGR_CSO_N	64

www.chinafix.com

D

D

C

C

B

B

A

A

SYNC MASTER=K91_MLB		SYNC DATE=05/15/2016	
PAGE TITLE: SMC Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		106 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		84 OF 86	

8

7

6

5

4

3

2

1



K90i Board-Specific Spacing & Physical Constraints

Table with columns: BOARD LAYERS, BOARD AREAS, BOARD UNITS (MILS OR MM), ALLEGRO VERSION

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

Table with columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

Table with columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

Table with columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Table with columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

PCB Rule Definitions header with Apple Inc. logo, drawing number, revision, and a notice of proprietary property.