

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

M9 MLB

4/12/2006

PVT

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(MASTER)	(MASTER)
3	3	Power Block Diagram	(MASTER)	(MASTER)
4	4	BOM Configuration	(MASTER)	(MASTER)
5	5	Functional / ICT Test	(MASTER)	(MASTER)
6	6	Signal Aliases	(M1_MLB)	(11/11/2005)
7	7	CPU 1 OF 2-FSB	M1_MLB	02/10/2006
8	8	CPU 2 OF 2-PWR/GND	M1_MLB	02/10/2006
9	9	CPU Decoupling & VID	M1_MLB	02/08/2006
10	10	CPU MISC1-TEMP SENSOR	M1_MLB	02/10/2006
11	11	CPU ITP700FLEX DEBUG	M1_MLB	02/10/2006
12	12	NB CPU Interface	M1_MLB	02/10/2006
13	13	NB PEG / Video Interfaces	M1_MLB	02/10/2006
14	14	NB Misc Interfaces	M1_MLB	02/10/2006
15	15	NB DDR2 Interfaces	M1_MLB	02/10/2006
16	16	NB Power 1	M1_MLB	02/10/2006
17	17	NB Power 2	M1_MLB	02/10/2006
18	18	NB Grounds	M1_MLB	02/10/2006
19	19	NB (GM) Decoupling	M1_MLB	02/08/2006
20	20	NB Config Straps	M1_MLB	02/10/2006
21	21	SB: 1 OF 4	M1_MLB	02/10/2006
22	22	SB: 2 OF 4	M1_MLB	02/10/2006
23	23	SB: 3 OF 4	M1_MLB	02/10/2006
24	24	SB: 4 OF 4	M1_MLB	02/10/2006
25	25	SB Decoupling	M1_MLB	02/10/2006
26	26	SB Misc	M1_MLB	02/10/2006
27	27	M9 SMBus Connections	M1_MLB	01/04/2006
28	28	DDR2 SO-DIMM Connector A	M1_MLB	02/10/2006
29	29	DDR2 SO-DIMM Connector B	M1_MLB	02/10/2006
30	30	Memory Active Termination	(M1_MLB)	(11/07/2006)
31	31	Memory Vtt Supply	M1_MLB	02/10/2006
32	32	DDR2 VRef	M1_MLB	12/19/2005
33	33	CLOCKS	M1_MLB	02/10/2006
34	34	Clock Termination	M1_MLB	02/10/2006
35	35	Mobile Clocking	M1_MLB	02/10/2006
36	36	PATA Connector	M1_MLB	02/10/2006
37	37	FireWire Link (TSB83AA22)	(MASTER)	(MASTER)
38	38	FireWire PHY (TSB83AA22)	(MASTER)	(MASTER)
39	39	ETHERNET CONTROLLER	M1_MLB	02/10/2006
40	40	Ethernet Connector	M1_MLB	02/10/2006
41	41	Yukon Power Control	M1_MLB	02/10/2006
42	42	FW PHY Power Supply	(MASTER)	(MASTER)
43	43	FireWire Port Power	(M1_MLB)	(11/03/2005)


Page	(.csa)	Contents	Sync	Date
44	46	FireWire Ports	(MASTER)	(MASTER)
45	49	Internal USB Connections	M1_MLB	02/10/2006
46	52	External USB Connector	M1_MLB	02/10/2006
47	55	Left I/O Board Connector	(MASTER)	(MASTER)
48	56	Current & Thermal Sensors	(MASTER)	(MASTER)
49	57	PCI-E Connections	M1_MLB	02/10/2006
50	58	SMC	M1_MLB	02/10/2006
51	59	SMC Support	M1_MLB	02/10/2006
52	60	LPC+ Debug Connector	M1_MLB	02/10/2006
53	61	Thermal Sensors	M1_MLB	02/10/2006
54	62	Current & Voltage Sensing	M1_MLB	01/05/2006
55	63	SPI BOOTROM	M1_MLB	02/10/2006
56	64	ALS Support	M1_MLB	02/10/2006
57	65	Fan Connectors	M1_MLB	02/10/2006
58	66	Sudden Motion Sensor (SMS)	M1_MLB	02/10/2006
59	67	TPM	M1_MLB	02/10/2006
60	75	IMVP6 CPU VCore Regulator	M1_MLB	02/08/2006
61	76	5V / 1.5V Power Supply	M1_MLB	02/10/2006
62	77	2.5V & 1.2V Regulators	M1_MLB	02/10/2006
63	78	1.8V Supply	M1_MLB	02/10/2006
64	79	3.3V / 1.05V Power Supplies	M1_MLB	02/10/2006
65	80	3.3V G3H0T Supply & Power Control	M1_MLB	02/10/2006
66	81	Power Aliases	M1_MLB	12/19/2005
67	82	DC-In & Battery Connectors	(MASTER)	(MASTER)
68	83	PBus Supply & Batt. Charger	M1_LIO	12/19/2005
69	84	ATI M56 PCI-E	M1_MLB	02/10/2006
70	85	GPU (M56) Core Supplies	M1_MLB	02/10/2006
71	86	ATI M56 Core Power	M1_MLB	02/10/2006
72	87	ATI M56 Frame Buffer I/F	M1_MLB	02/10/2006
73	88	GPU Straps	M1_MLB	02/10/2006
74	89	GDDR3 Frame Buffer A	M1_MLB	02/10/2006
75	90	GDDR3 Frame Buffer B	M1_MLB	02/10/2006
76	91	ATI M56 GPIO/DVO/Misc	M1_MLB	02/10/2006
77	93	ATI M56 Video Interfaces	M1_MLB	02/10/2006
78	94	Internal Display Connectors	M1_MLB	01/09/2006
79	97	External Display Connector	M1_MLB	11/18/2005
80	98	M9 Specific Connectors	(MASTER)	(MASTER)
81	99	LVDS Interface Pull-downs	M1_MLB	12/19/2005
82	100	Revision History	(MASTER)	(MASTER)
83	101	Napa Platform Constraints	M1_MLB	02/10/2006
84	102	More System Constraints	M1_MLB	02/10/2006
85	103	M9 Spacing & Physical Constraints	M1_MLB	02/10/2006
86	104	M9 Net Properties	M1_MLB	02/10/2006


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7023	1	SCHEM,MLB,M9	SCH	CRITICAL	
820-2023	1	PCBF,MLB,M9	PCB	CRITICAL	

DRAWING
TITLE=SULLY
ABBREV=DRAWING
LAST_MODIFIED=Wed Apr 12 12:10:18 2006

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7023
				REV. B	SHT 1 OF 86



System Block Diagram

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 2 OF 86		
NONE			



Power Block Diagram
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	3	86	

8	7	6	5	4	3	2	1																																																																																																																																																									
<table border="1"> <thead> <tr> <th>BOM NUMBER</th> <th>BOM NAME</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>630-7406</td> <td>PCBA, 2.16GHZ, 256VRAM, M9</td> <td>VRAM_256SAM, M9_COMMON, CPU_2_16GHZ, EEE_UP1</td> </tr> <tr> <th>BOM GROUP</th> <th colspan="2">BOM OPTIONS</th> </tr> <tr> <td>VRAM_128SAM</td> <td colspan="2">VRAM_128_SAMSUNG</td> </tr> <tr> <td>VRAM_256SAM</td> <td colspan="2">GPU_MEM_256M, VRAM_256_SAMSUNG</td> </tr> <tr> <td>VRAM_128HY</td> <td colspan="2">GPU_MEM_HYNIX, VRAM_128_HYNIX</td> </tr> <tr> <td>VRAM_256HY</td> <td colspan="2">GPU_MEM_HYNIX, GPU_MEM_256M, VRAM_256_HYNIX</td> </tr> <tr> <th>BOM GROUP</th> <th colspan="2">BOM OPTIONS</th> </tr> <tr> <td>M9_COMMON</td> <td colspan="2">ALTERNATE, COMMON, M9_COMMON1, M9_COMMON2, M9_COMMON3, M9_COMMON4, M9_DEBUG</td> </tr> <tr> <td>M9_COMMON1</td> <td colspan="2">ENETPWR_S3AC, GPUTHM_A_GPU, GPU_BB_CTL, HSTHMSNS_HAS, INVERTER_BUF, ONEWIRE_PU</td> </tr> <tr> <td>M9_COMMON2</td> <td colspan="2">KBDLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU</td> </tr> <tr> <td>M9_COMMON3</td> <td colspan="2">LVDS_PD, M56_REV_B26_LP, FW_B_BILINGUAL, FW_A_DS_ONLY, FW_PORT_FAULT_PU, FW_PLTRST_GATED</td> </tr> <tr> <td>M9_COMMON4</td> <td colspan="2">USB_G_OC_PU, LIO_TEMP, TMDS_PEAKING_IND, BOOTROM_DEVEL, SMC_DEVEL</td> </tr> <tr> <td>M9_DEBUG</td> <td colspan="2">ITP, LPCPLUS</td> </tr> </tbody> </table>			BOM NUMBER	BOM NAME	BOM OPTIONS	630-7406	PCBA, 2.16GHZ, 256VRAM, M9	VRAM_256SAM, M9_COMMON, CPU_2_16GHZ, EEE_UP1	BOM GROUP	BOM OPTIONS		VRAM_128SAM	VRAM_128_SAMSUNG		VRAM_256SAM	GPU_MEM_256M, VRAM_256_SAMSUNG		VRAM_128HY	GPU_MEM_HYNIX, VRAM_128_HYNIX		VRAM_256HY	GPU_MEM_HYNIX, GPU_MEM_256M, VRAM_256_HYNIX		BOM GROUP	BOM OPTIONS		M9_COMMON	ALTERNATE, COMMON, M9_COMMON1, M9_COMMON2, M9_COMMON3, M9_COMMON4, M9_DEBUG		M9_COMMON1	ENETPWR_S3AC, GPUTHM_A_GPU, GPU_BB_CTL, HSTHMSNS_HAS, INVERTER_BUF, ONEWIRE_PU		M9_COMMON2	KBDLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU		M9_COMMON3	LVDS_PD, M56_REV_B26_LP, FW_B_BILINGUAL, FW_A_DS_ONLY, FW_PORT_FAULT_PU, FW_PLTRST_GATED		M9_COMMON4	USB_G_OC_PU, LIO_TEMP, TMDS_PEAKING_IND, BOOTROM_DEVEL, SMC_DEVEL		M9_DEBUG	ITP, LPCPLUS		<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr> <td>338S0270</td> <td>1</td> <td>IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO</td> <td>U4101</td> <td>CRITICAL</td> <td></td> </tr> <tr> <td>338S0274</td> <td>1</td> <td>IC, SMC, HS8/2116</td> <td>U5800</td> <td>CRITICAL</td> <td>SMC_BLANK</td> </tr> <tr> <td>341S1876</td> <td>1</td> <td>IC, SMC, PRGRM, M9</td> <td>U5800</td> <td>CRITICAL</td> <td>SMC_DEVEL</td> </tr> <tr> <td>341S1797</td> <td>1</td> <td>IC, EEPROM, SERIAL IIC, 8KBIT, SO8</td> <td>U4102</td> <td>CRITICAL</td> <td></td> </tr> <tr> <td>335S0384</td> <td>1</td> <td>IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8</td> <td>U6301</td> <td>CRITICAL</td> <td>BOOTROM_BLANK</td> </tr> <tr> <td>341S1828</td> <td>1</td> <td>IC, EFI, BOOTROM DEVELOPMENT, M9</td> <td>U6301</td> <td>CRITICAL</td> <td>BOOTROM_DEVEL</td> </tr> <tr> <td>341S1829</td> <td>1</td> <td>IC, EFI, BOOTROM FINAL, M9</td> <td>U6301</td> <td>CRITICAL</td> <td>BOOTROM_FINAL</td> </tr> <tr> <td>353S1465</td> <td>1</td> <td>IC, CPU VOLTAGE REGULATOR, IMVP, TWO PHASE</td> <td>U7530</td> <td>CRITICAL</td> <td></td> </tr> <tr> <td>359S0101</td> <td>1</td> <td>IC, CY28445-5, CLOCK GEN, 68PIN QFN</td> <td>U3301</td> <td>CRITICAL</td> <td></td> </tr> </tbody> </table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL		338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	SMC_BLANK	341S1876	1	IC, SMC, PRGRM, M9	U5800	CRITICAL	SMC_DEVEL	341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL		335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6301	CRITICAL	BOOTROM_BLANK	341S1828	1	IC, EFI, BOOTROM DEVELOPMENT, M9	U6301	CRITICAL	BOOTROM_DEVEL	341S1829	1	IC, EFI, BOOTROM FINAL, M9	U6301	CRITICAL	BOOTROM_FINAL	353S1465	1	IC, CPU VOLTAGE REGULATOR, IMVP, TWO PHASE	U7530	CRITICAL		359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL		<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr> <td>341S1789</td> <td>1</td> <td>IC, TPM, 28-PIN TSSOP</td> <td>U6700</td> <td>CRITICAL</td> <td></td> </tr> </tbody> </table>		PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL		<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr> <td>337S3282</td> <td>1</td> <td>IC, CPU, 479 BGA</td> <td>U0700</td> <td>CRITICAL</td> <td>CPU_1_83GHZ</td> </tr> <tr> <td>337S3267</td> <td>1</td> <td>IC, CPU, 479 BGA</td> <td>U0700</td> <td>CRITICAL</td> <td>CPU_2_0GHZ</td> </tr> <tr> <td>337S3268</td> <td>1</td> <td>IC, CPU, 479 BGA</td> <td>U0700</td> <td>CRITICAL</td> <td>CPU_2_16GHZ</td> </tr> <tr> <td>338S0269</td> <td>1</td> <td>IC, 945GM, SOUTHBRIDGE</td> <td>U1200</td> <td>CRITICAL</td> <td></td> </tr> <tr> <td>343S0385</td> <td>1</td> <td>IC, SB, 652BGA</td> <td>U2100</td> <td>CRITICAL</td> <td></td> </tr> </tbody> </table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3282	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_1_83GHZ	337S3267	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_2_0GHZ	337S3268	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_2_16GHZ	338S0269	1	IC, 945GM, SOUTHBRIDGE	U1200	CRITICAL		343S0385	1	IC, SB, 652BGA	U2100	CRITICAL	
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																																																																																																														
630-7406	PCBA, 2.16GHZ, 256VRAM, M9	VRAM_256SAM, M9_COMMON, CPU_2_16GHZ, EEE_UP1																																																																																																																																																														
BOM GROUP	BOM OPTIONS																																																																																																																																																															
VRAM_128SAM	VRAM_128_SAMSUNG																																																																																																																																																															
VRAM_256SAM	GPU_MEM_256M, VRAM_256_SAMSUNG																																																																																																																																																															
VRAM_128HY	GPU_MEM_HYNIX, VRAM_128_HYNIX																																																																																																																																																															
VRAM_256HY	GPU_MEM_HYNIX, GPU_MEM_256M, VRAM_256_HYNIX																																																																																																																																																															
BOM GROUP	BOM OPTIONS																																																																																																																																																															
M9_COMMON	ALTERNATE, COMMON, M9_COMMON1, M9_COMMON2, M9_COMMON3, M9_COMMON4, M9_DEBUG																																																																																																																																																															
M9_COMMON1	ENETPWR_S3AC, GPUTHM_A_GPU, GPU_BB_CTL, HSTHMSNS_HAS, INVERTER_BUF, ONEWIRE_PU																																																																																																																																																															
M9_COMMON2	KBDLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU																																																																																																																																																															
M9_COMMON3	LVDS_PD, M56_REV_B26_LP, FW_B_BILINGUAL, FW_A_DS_ONLY, FW_PORT_FAULT_PU, FW_PLTRST_GATED																																																																																																																																																															
M9_COMMON4	USB_G_OC_PU, LIO_TEMP, TMDS_PEAKING_IND, BOOTROM_DEVEL, SMC_DEVEL																																																																																																																																																															
M9_DEBUG	ITP, LPCPLUS																																																																																																																																																															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																											
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL																																																																																																																																																												
338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	SMC_BLANK																																																																																																																																																											
341S1876	1	IC, SMC, PRGRM, M9	U5800	CRITICAL	SMC_DEVEL																																																																																																																																																											
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL																																																																																																																																																												
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6301	CRITICAL	BOOTROM_BLANK																																																																																																																																																											
341S1828	1	IC, EFI, BOOTROM DEVELOPMENT, M9	U6301	CRITICAL	BOOTROM_DEVEL																																																																																																																																																											
341S1829	1	IC, EFI, BOOTROM FINAL, M9	U6301	CRITICAL	BOOTROM_FINAL																																																																																																																																																											
353S1465	1	IC, CPU VOLTAGE REGULATOR, IMVP, TWO PHASE	U7530	CRITICAL																																																																																																																																																												
359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL																																																																																																																																																												
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																											
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL																																																																																																																																																												
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																											
337S3282	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_1_83GHZ																																																																																																																																																											
337S3267	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_2_0GHZ																																																																																																																																																											
337S3268	1	IC, CPU, 479 BGA	U0700	CRITICAL	CPU_2_16GHZ																																																																																																																																																											
338S0269	1	IC, 945GM, SOUTHBRIDGE	U1200	CRITICAL																																																																																																																																																												
343S0385	1	IC, SB, 652BGA	U2100	CRITICAL																																																																																																																																																												
<h3>Bar Code Labels / EEE #'s</h3> <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr> <td>826-4393</td> <td>1</td> <td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td> <td>[EEE:UNZ]</td> <td>CRITICAL</td> <td>EEE_UNZ</td> </tr> <tr> <td>826-4393</td> <td>1</td> <td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td> <td>[EEE:UP0]</td> <td>CRITICAL</td> <td>EEE_UP0</td> </tr> <tr> <td>826-4393</td> <td>1</td> <td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td> <td>[EEE:UP1]</td> <td>CRITICAL</td> <td>EEE_UP1</td> </tr> <tr> <td>826-4393</td> <td>1</td> <td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td> <td>[EEE:UP2]</td> <td>CRITICAL</td> <td>EEE_UP2</td> </tr> <tr> <td>826-4393</td> <td>1</td> <td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td> <td>[EEE:UYU]</td> <td>CRITICAL</td> <td>EEE_UYU</td> </tr> </tbody> </table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UNZ]	CRITICAL	EEE_UNZ	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP0]	CRITICAL	EEE_UP0	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP1]	CRITICAL	EEE_UP1	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP2]	CRITICAL	EEE_UP2	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UYU]	CRITICAL	EEE_UYU																																																																																																																					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																											
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UNZ]	CRITICAL	EEE_UNZ																																																																																																																																																											
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP0]	CRITICAL	EEE_UP0																																																																																																																																																											
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP1]	CRITICAL	EEE_UP1																																																																																																																																																											
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UP2]	CRITICAL	EEE_UP2																																																																																																																																																											
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UYU]	CRITICAL	EEE_UYU																																																																																																																																																											
<h3>Module Parts</h3> <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr> <td>338S0315</td> <td>1</td> <td>IC, ATI, M56P, GRPHSCRTL, 880BGA, LF</td> <td>U8400</td> <td>CRITICAL</td> <td>M56_REV_B26_LP</td> </tr> <tr> <td>333S0354</td> <td>4</td> <td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td> <td>U8900, U8950, U9000, U9050</td> <td>CRITICAL</td> <td>VRAM_128_SAMSUNG</td> </tr> <tr> <td>333S0350</td> <td>4</td> <td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td> <td>U8900, U8950, U9000, U9050</td> <td>CRITICAL</td> <td>VRAM_256_SAMSUNG</td> </tr> <tr> <td>333S0358</td> <td>4</td> <td>IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA</td> <td>U8900, U8950, U9000, U9050</td> <td>CRITICAL</td> <td>VRAM_128_HYNIX</td> </tr> <tr> <td>333S0351</td> <td>4</td> <td>IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA</td> <td>U8900, U8950, U9000, U9050</td> <td>CRITICAL</td> <td>VRAM_256_HYNIX</td> </tr> </tbody> </table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0315	1	IC, ATI, M56P, GRPHSCRTL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP	333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																											
338S0315	1	IC, ATI, M56P, GRPHSCRTL, 880BGA, LF	U8400	CRITICAL	M56_REV_B26_LP																																																																																																																																																											
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG																																																																																																																																																											
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG																																																																																																																																																											
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX																																																																																																																																																											
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX																																																																																																																																																											
<table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>IS ALTERNATE FOR PART NUMBER</th> <th>BOM OPTION</th> <th>REF DES</th> <th>COMMENTS:</th> </tr> </thead> <tbody> <tr> <td>376S0448</td> <td>376S0445</td> <td></td> <td>ALL</td> <td>Vishay 2nd source</td> </tr> <tr> <td>128S0083</td> <td>128S0073</td> <td></td> <td>C2516</td> <td>1.86 max alt to 1.9 max</td> </tr> <tr> <td>128S0093</td> <td>128S0092</td> <td></td> <td>ALL</td> <td>Kemet is alt to Sanyo</td> </tr> <tr> <td>128S0060</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>Sanyo is alt to Panasonic</td> </tr> <tr> <td>128S0095</td> <td>128S0094</td> <td></td> <td>ALL</td> <td>330uF, 2V, 6MOHM, D2</td> </tr> <tr> <td>128S0081</td> <td>128S0061</td> <td></td> <td>ALL</td> <td>C2 package is alt to C3</td> </tr> </tbody> </table>								PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	376S0448	376S0445		ALL	Vishay 2nd source	128S0083	128S0073		C2516	1.86 max alt to 1.9 max	128S0093	128S0092		ALL	Kemet is alt to Sanyo	128S0060	128S0094		ALL	Sanyo is alt to Panasonic	128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2	128S0081	128S0061		ALL	C2 package is alt to C3																																																																																																																						
PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																																																												
376S0448	376S0445		ALL	Vishay 2nd source																																																																																																																																																												
128S0083	128S0073		C2516	1.86 max alt to 1.9 max																																																																																																																																																												
128S0093	128S0092		ALL	Kemet is alt to Sanyo																																																																																																																																																												
128S0060	128S0094		ALL	Sanyo is alt to Panasonic																																																																																																																																																												
128S0095	128S0094		ALL	330uF, 2V, 6MOHM, D2																																																																																																																																																												
128S0081	128S0061		ALL	C2 package is alt to C3																																																																																																																																																												
<div style="text-align: right;"> <table border="1"> <tr> <td colspan="3" style="text-align: center;">BOM Configuration</td> </tr> <tr> <td>SYNC_MASTER=(MASTER)</td> <td colspan="2">SYNC_DATE=(MASTER)</td> </tr> <tr> <td colspan="3" style="text-align: center;">NOTICE OF PROPRIETARY PROPERTY</td> </tr> <tr> <td colspan="3"> <small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small> </td> </tr> <tr> <td colspan="3"> <small>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</small> </td> </tr> <tr> <td colspan="3"> <small>II NOT TO REPRODUCE OR COPY IT</small> </td> </tr> <tr> <td colspan="3"> <small>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</small> </td> </tr> </table> </div>								BOM Configuration			SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)		NOTICE OF PROPRIETARY PROPERTY			<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small>			<small>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</small>			<small>II NOT TO REPRODUCE OR COPY IT</small>			<small>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</small>																																																																																																																																						
BOM Configuration																																																																																																																																																																
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)																																																																																																																																																															
NOTICE OF PROPRIETARY PROPERTY																																																																																																																																																																
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small>																																																																																																																																																																
<small>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</small>																																																																																																																																																																
<small>II NOT TO REPRODUCE OR COPY IT</small>																																																																																																																																																																
<small>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</small>																																																																																																																																																																
<table border="1"> <tr> <td rowspan="2" style="text-align: center;">  APPLE COMPUTER INC. </td> <td>SCALE</td> <td>DRAWING NUMBER</td> <td>REV.</td> </tr> <tr> <td>NONE</td> <td>D 051-7023</td> <td>B</td> </tr> <tr> <td colspan="2"></td> <td>SHT</td> <td>OF</td> </tr> <tr> <td colspan="2"></td> <td>4</td> <td>86</td> </tr> </table>								 APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.	NONE	D 051-7023	B			SHT	OF			4	86																																																																																																																																										
 APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.																																																																																																																																																													
	NONE	D 051-7023	B																																																																																																																																																													
		SHT	OF																																																																																																																																																													
		4	86																																																																																																																																																													
8	7	6	5	4	3	2	1																																																																																																																																																									




7 4 NC CPU A32 L == NC CPU A32 L 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU A33 L == NC CPU A33 L 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU A34 L == NC CPU A34 L 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU A35 L == NC CPU A35 L 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU A36 L == NC CPU A36 L 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU A37 L == NC CPU A37 L 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU A38 L == NC CPU A38 L 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU A39 L == NC CPU A39 L 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU APM0 L == NC CPU APM0 L 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU APM1 L == NC CPU APM1 L 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU EXTREF == NC CPU EXTREF 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU HFPLL == NC CPU HFPLL 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU SPARE0 == NC CPU SPARE0 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU SPARE1 == NC CPU SPARE1 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU SPARE2 == NC CPU SPARE2 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 7 4 NC CPU SPARE4 == NC CPU SPARE4 4 7
 MAKE_BASE=TRUE
 NO_TEST=TRUE

28 NC MEM A A<15..14> == MEM A A<15..14>
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 29 NC MEM B A<15..14> == MEM B A<15..14>
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP NB CFG<4..3> == NB_CFG<4..3> 14
 MAKE_BASE=TRUE
 TP NB CFG<6> == NB_CFG<6> 14
 MAKE_BASE=TRUE
 TP NB CFG<8> == NB_CFG<8> 14
 MAKE_BASE=TRUE
 TP NB CFG<11..10> == NB_CFG<11..10> 14
 MAKE_BASE=TRUE
 TP NB CFG<15..14> == NB_CFG<15..14> 14
 MAKE_BASE=TRUE
 TP NB CFG<17> == NB_CFG<17> 14
 MAKE_BASE=TRUE
 NOTE: NB_CFG<13..12> require test access
 TP NB CFG<13..12> == NB_CFG<13..12> 14
 MAKE_BASE=TRUE
 23 5 TP SB SUS CLK == TP_SB_SUS_CLK 5 6 23
 MAKE_BASE=TRUE



Ethernet Powr Management Support



NOTE: BOM options "USB_G_OC_PU" and "ENET_LOM_DISABLE" are mutually-exclusive.
 NOTE: Software not expected to implement this feature

USB Port "A" (Debug Port) = Right USB 2.0 Port

46 22 6 USB2_RT_P == USB2_RT_P == USB2_RT_P 6 22 46
 MAKE_BASE=TRUE
 46 22 6 USB2_RT_N == USB2_RT_N == USB2_RT_N 6 22 46
 MAKE_BASE=TRUE
 46 22 6 RTUSB_OC_L == RTUSB_OC_L == RTUSB_OC_L 6 22 46
 MAKE_BASE=TRUE

USB Port "B" = Trackpad (Geyser)

45 22 6 USB_TRACKPAD_P == USB_TRACKPAD_P == USB_TRACKPAD_P 6 22 45
 MAKE_BASE=TRUE
 45 22 6 USB_TRACKPAD_N == USB_TRACKPAD_N == USB_TRACKPAD_N 6 22 45
 MAKE_BASE=TRUE
 22 6 UNUSED_USB_B_OC_L == UNUSED_USB_B_OC_L 6 22
 MAKE_BASE=TRUE

USB Port "C" = Left USB 2.0 Port

47 22 6 5 USB2_LT_P == USB2_LT_P == USB2_LT_P 5 6 22 47
 MAKE_BASE=TRUE
 47 22 6 5 USB2_LT_N == USB2_LT_N == USB2_LT_N 5 6 22 47
 MAKE_BASE=TRUE
 47 22 6 5 LTUSB_OC_L == LTUSB_OC_L 5 6 22 47
 MAKE_BASE=TRUE

USB Port "D" = Camera

45 22 6 5 USB2_CAMERA_P == USB2_CAMERA_P == USB2_CAMERA_P 5 6 22 45
 MAKE_BASE=TRUE
 45 22 6 5 USB2_CAMERA_N == USB2_CAMERA_N == USB2_CAMERA_N 5 6 22 45
 MAKE_BASE=TRUE
 22 6 UNUSED_USB_D_OC_L == UNUSED_USB_D_OC_L 6 22
 MAKE_BASE=TRUE

USB Port "E" = ExpressCard

47 22 6 5 USB2_EXCARD_P == USB2_EXCARD_P == USB2_EXCARD_P 5 6 22 47
 MAKE_BASE=TRUE
 47 22 6 5 USB2_EXCARD_N == USB2_EXCARD_N == USB2_EXCARD_N 5 6 22 47
 MAKE_BASE=TRUE
 51 47 22 6 5 EXCARD_OC_L == EXCARD_OC_L 5 6 22 47 51
 MAKE_BASE=TRUE

USB Port "F" = IR Receiver

80 22 6 USB_IR_P == USB_IR_P == USB_IR_P 6 22 80
 MAKE_BASE=TRUE
 80 22 6 USB_IR_N == USB_IR_N == USB_IR_N 6 22 80
 MAKE_BASE=TRUE


USB Port "G" = Bluetooth (M13P)

80 22 6 USB_BT_P == USB_BT_P == USB_BT_P 6 22 80
 MAKE_BASE=TRUE
 80 22 6 USB_BT_N == USB_BT_N == USB_BT_N 6 22 80
 MAKE_BASE=TRUE


USB Port "H" = 2nd Left USB 2.0 Port

47 22 6 5 USB2_LT2_P == USB2_LT2_P == USB2_LT2_P 5 6 22 47
 MAKE_BASE=TRUE
 47 22 6 5 USB2_LT2_N == USB2_LT2_N == USB2_LT2_N 5 6 22 47
 MAKE_BASE=TRUE
 47 22 6 5 LT2USB_OC_L == LT2USB_OC_L 5 6 22 47
 MAKE_BASE=TRUE


Digital connection to be made at the heatsink or lower left frame screw as appropriate




Chassis connection to be made at the fan cutout near the right ALS




Chassis connection to be made at the mounting hole northwest of the DVI connector





Chassis connection to be made on FW shell




Chassis connection to be made at the mounting hole southwest of the USB connector



Chassis connection to be made at the mounting hole east of the LVDS connector



FireWire Aliases




Signal Aliases

SYNC_MASTER=(M1_MLB) SYNC_DATE=(11/11/2005)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	86
NONE	6		



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

LAYOUT NOTE:
 COMP0,2 CONNECT WITH ZO=27.4OHM, MAKE
 TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH ZO=55OHM, MAKE
 TRACE LENGTH SHORTER THAN 0.5".

CPU 1 OF 2-FSB
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 7 OF 86		
NONE			


CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID
Will probably be removed before production



CPU Decoupling & VID


SYNC_MASTER=M1_MLB SYNC_DATE=02/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 9 OF 86		
NONE			


CPU ZONE THERMAL SENSOR



CPU MISC1-TEMP SENSOR
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHT 10	OF 86

CPU ITP700FLEX DEBUG SUPPORT




CPU ITP700FLEX DEBUG
 SYNC_MASTER=M\$SYNCBDATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT		OF
NONE	11		86



OMIT
U1200
945GM
NB
BGA
(1 OF 10)

HOST

NB CPU Interface
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 12 OF 86		
NONE			

LVDS Disable

Can leave all signals NC if LVDS is not implemented Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only S-Video: DACB & DACC only Component: DACA, DACB & DACC


Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail. Tie VCCD_TV DAC, VCCD_QTV DAC, VCCA_TV DACx, and VCCA_TV BG to 1.5V power rail. Tie VSSA_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie HSYNC and VSYNC to GND. Tie VCCA_CRT DAC to VCC Core rail, and tie VSSA_CRT DAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN# SDVO_INT# SDVO_FLDSTALL#

SDVO_TVCLKIN SDVO_INT SDVO_FLDSTALL

SDVOB_RED# SDVOB_GREEN# SDVOB_BLUE# SDVOB_CLKN SDVOC_RED# SDVOC_GREEN# SDVOC_BLUE# SDVOC_CLKN


SDVOB_RED SDVOB_GREEN SDVOB_BLUE SDVOB_CLKP SDVOC_RED SDVOC_GREEN SDVOC_BLUE SDVOC_CLKP

NB PEG / Video Interfaces SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	13 OF 86




NB Misc Interfaces
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	14 OF 86




NB DDR2 Interfaces
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 15 OF 86		
NONE			



NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.
 OMIT

1.05V, Internal Graphics: 3500mA Max
 1.05V, External Graphics: 1500mA Max
 1.5V, Internal Graphics: 5500mA Max


1.8V Max Current

Speed	1 Channel	2 Channel
400MTs	1300mA	2400mA
533MTs	1500mA	2800mA
667MTs	1700mA	3200mA

NB Power 1
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 16 OF 86		
NONE			



NB Grounds
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 18 OF 86		
NONE			




Power Interface

These are the power signals that leave the NB "block"

Rail Totals:

2310mA Max?	PP1V05_S0	1500mA Max
10mA Max?	PP1V05_S0	10mA Max?
800mA Max	PP1V05_S0	800mA Max
2mA Max	PP1V05_S0	2mA Max
3674mA Max	PP1V5_S0	2mA Max
1500mA Max	PP1V5_S0	>1500mA Max
2mA Max	PP1V5_S0	2mA Max
100mA Max	PP1V5_S0	100mA Max
24mA Max	PP1V5_S0	24mA Max
150mA Max	PP1V5_S0	150mA Max
1900mA Max	PP1V5_S0	1900mA Max
3200mA Max	PP1V8_S3	3200mA Max
70mA Max	GND	70mA Max
60mA Max	GND	60mA Max
2mA Max	PP2V5_S0	2mA Max
7mA Max	PP3V3_S0	7mA Max
40mA Max	PP3V3_S0	40mA Max




NB (GM) Decoupling

SYNC_MASTER=M1_MLB SYNC_DATE=02/08/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	19	OF	86



Internal pull-ups

NB_CFG<13:12>	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	--

NB_CFG<3>	RESERVED
-----------	----------

NB_CFG<14>	RESERVED
------------	----------

NB_CFG<4>	RESERVED
-----------	----------

¹⁴ NB_CFG<5>
Internal pull-up

NBCFG_DMI_X2
¹R2075
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<5>	High = DMIx4 DMI x2 Select Low = DMIx2
-----------	--

PROBABLY NOT NEEDED

NB_CFG<15>	RESERVED
------------	----------

NB_CFG<6>	RESERVED
-----------	----------

¹⁴ NB_CFG<16>
Internal pull-up

NBCFG_DYN_ODT_DISABLE
¹R2085
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
------------	--

NB_CFG<17>	RESERVED
------------	----------

¹⁴ NB_CFG<7>
Internal pull-up

NO STUFF
¹R2077
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<7>	High = Mobile CPU CPU Strap Low = RESERVED
-----------	--

NB_CFG<18>	High = 1.5V VCC Select Low = 1.05V
------------	--

NB_CFG<8>	RESERVED
-----------	----------

¹⁴ NB_CFG<18>
Internal pull-down

NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
------------	---

¹⁴ NB_CFG<9>
Internal pull-up

NBCFG_PEG_REVERSE
¹R2079
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
-----------	---

¹⁴ NB_CFG<19>
Internal pull-down

NB_CFG<10>	RESERVED
------------	----------

945 External Design Spec says reserved

PP3V3_S0
NBCFG_SDVO_AND_PCIE
¹R2060
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<20>	High = Both active PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1
------------	---

¹⁴ NB_CFG<20>
Internal pull-down

PROBABLY NOT NEEDED

NB_CFG<11>	RESERVED
------------	----------


NB Config Straps
SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 20 OF 86		
NONE			



NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS


NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4		
SYNC_MASTER=M1_MLB	SYNC_DATE=02/10/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	21	86	




SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHT 22	OF 86






SB: 4 OF 4
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT		OF
NONE	24		86




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	25	86	

RTC Battery Connector





518S0226

PP3V3_S0

22	PCI_FRAME_L	R2623	1	2	8.2K
22	PCI_IRDY_L	R2624	1	2	8.2K
22	PCI_TRDY_L	R2625	1	2	8.2K
22	PCI_STOP_L	R2626	1	2	8.2K
22	PCI_SERR_L	R2627	1	2	8.2K
22	PCI_DEVSEL_L	R2628	1	2	8.2K
22	PCI_PERR_L	R2630	1	2	8.2K
22	PCI_LOCK_L	R2629	1	2	8.2K
22	PCI_REQ0_L	R2632	1	2	8.2K
22	PCI_REQ1_L	R2631	1	2	8.2K
22	PCI_REQ2_L	R2633	1	2	8.2K
22	PCI_REQ3_L	R2634	1	2	8.2K
22	INT_PIOA_L	R2637	1	2	8.2K
22	INT_PIOB_L	R2636	1	2	8.2K
22	INT_PIOC_L	R2638	1	2	8.2K
22	INT_PIOD_L	R2639	1	2	8.2K
22	SB_GPIO2	R2640	1	2	8.2K
22	SB_GPIO3	R2642	1	2	8.2K
22	SB_GPIO4	R2641	1	2	8.2K


SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Platform Reset Connections


Unbuffered



Initial resistor values are based on CRB, but may change after characterization.




1G00 used as small & cheap inverter




SB Misc
SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
SCALE NONE	SHT 26	OF 86	




ICH7-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




SMC "B" SMBus Connections



SMC "Battery A" SMBus Connections



SMC "Battery B" SMBus Connections



M9 SMBus Connections

SYNC_MASTER=M1_MLB SYNC_DATE=01/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 27 OF 86		
NONE			

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Lower" (surface-mount) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	28	86	

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination
 SYNC_MASTER=(M1_MLB) SYNC_DATE=(11/07/2006)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT		OF
NONE	30		86

Page Notes


Power aliases required by this page:

- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)


DDR2 Vtt Regulator



If power inputs are not S0,
MEMVTT_EN can be used to
disable MEMVTT in sleep.
Okay to turn off 5V and
leave 1.8V powered in S3.

Memory Vtt Supply
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	31	86	



DDR2 Vref
 SYNC_MASTER=M1_MLB SYNC_DATE=12/19/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHT 32	OF 86



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
	0	1	1	200M
	1	0	0	100M
	1	0	1	333M
	1	1	0	400M
	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	34	86	

8

7

6

5

4

3


2

1

D

D


TPM Crystal Circuit



C

C

SMC G3Hot Oscillator



B

B

A

A

Mobile Clocking

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 35 OF 86		
NONE			

8

7

6

5



4

3


2

1

IDE (ODD) Connector




- 36 21 TP SATA A R2DP == TP SATA A R2DP 21 36
MAKE_BASE=TRUE
- 36 21 TP SATA A R2DN == TP SATA A R2DN 21 36
MAKE_BASE=TRUE
- 36 21 TP SATA A D2RP == TP SATA A D2RP 21 36
MAKE_BASE=TRUE
- 36 21 TP SATA A D2RN == TP SATA A D2RN 21 36
MAKE_BASE=TRUE



PATA Connector
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHT 36	OF 86




FireWire PHY (TSB83AA22)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHEET 38	OF 86



ETHERNET CONTROLLER

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHT 39	OF 86

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


Page Notes

Power aliases required by this page:
 - =PP2V5_ENET
 - =GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	40	86	

Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	3.3V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

When ENETPWR_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

Yukon Power Control

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-7023 B

SCALE NONE SHT 41 OF 86



165MA MAX LOAD

$$V_{out} = 1.22V * (1 + R_a/R_b) + (I_{adj} * R_a)$$

$$I_{adj} = 30nA @ 25 \text{ deg C}$$

FW PHY Power Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 42 OF 86		
NONE			

Page Notes


Power aliases required by this page:
 - =PPBUS_S0_FWPWSW (system supply for bus power)
 - =PP3V3_S0_FWPORTPWRSW

Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

Port Power Switch


FireWire Port Current Sense



Enables port power when machine is running or on AC.

Current Limit/Active Late-VG Protection

Late-VG Event Detection



Current Limits

- 0.020 ohm => 2.4A
- 0.025 ohm => 2A
- 0.030 ohm => 1.66A (Ideal)
- 0.033 ohm => 1.5A

MAX944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=(M1_MLB) SYNC_DATE=(11/03/2005)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 43 OF 86		
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
	FW	FW_110D
PHY	FW	FW_110D
	FW	FW_110D
PAGE	FW	FW_110D
	FW	FW_110D

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_S5_FWLATEVG
 - =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.




BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

Termination

Place close to FireWire PHY



Late-VG Protection Power



FireWire Ports

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	44	OF	86

8

7

6

5

4

3


2

1

D

D


Top-Case Connector LIO Temp Sensor Connector



C

C

Camera Connector



B

B

A

A

Internal USB Connections

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 45 OF 86		
NONE			

8

7

6

5


4

3


2

1

Port Power Switch



Right USB Port




Place L5200, L5205 and L5206 across moat

External USB Connector
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT		OF
NONE	46		86

Left I/O Board Connector



Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 47 OF 86		
NONE			



Current & Thermal Sensors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 48 OF 86		
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-7023 REV. B
 SCALE NONE SHT 49 OF 86

8

7

6

5

4

3

2

1

UNUSED PINS HAVE THE FORMAT
 THEY ARE HERE BY SOFTWARE. THEY
 CAN BE LEFT UNCONNECTED.


23 5	PM LAN ENABLE	B12	P10	660/KIN0*	L13	SMC PM G2 EN	65
37 6	SMC_RSTGATE_L	C13	P11	661/KIN1*	L14	SMC_ADAPTER_EN	43 51 67
65 26	ALL_SYS_PWRGD	A15	P12	662/KIN2*	L15	SPI_ARB	22
64 51	RSMRST_PWRGD	B14	P13	663/KIN3*	K12	SPI_SCLK	22 55
23	SMC_SB_NMI	B15	P14	664/KIN4*	K13	SPI_SI	22 55
23 5	PM_RSMRST_L	C14	P15	665/KIN5*	K14	SPI_SO	22 55
60 5	IMVP_VR_ON	D12	P16	P66/IRQ6*/KIN6*	J12	SMC_PROCHOT_3_3	51
23	PM_PWRBTN_L	C15	P17	P67/IRQ7*/KIN7*	J13	FWH_INIT_L	51 21 51 52
51	TP_SMC_P20	D13	P20	P70/AN0	N12	SMC_CPU_ISENSE	54
51	TP_SMC_P21	D14	P21	P71/AN1	R13	SMC_CPU_VSENSE	54
51	TP_SMC_P22	D15	P22	P72/AN2	P13	SMC_GPU_ISENSE	54
51	TP_SMC_P23	E12	P23	P73/AN3	R14	SMC_GPU_VSENSE	54
68 51	SMC_BATT_TRICKLE_EN	E14	P24	P74/AN4	P14	SMC_DCIN_ISENSE	54
68 51	SMC_BATT_CHG_EN	E15	P25	P75/AN5	R15	SMC_PBUS_VSENSE	54
51	TP_SMC_P26	E13	P26	P76/AN6	N13	SMC_BATT_ISENSE	54
51	TP_SMC_P27	F14	P27	P77/AN7	P15	SMC_FWIRE_ISENSE	54
59 52 21 5	LPC_AD<0>	D9	P30/LAD0	P80/PME*	C7	SMC_WAKE_SCI_L	23
59 52 21 5	LPC_AD<1>	C9	P31/LAD1	P81/GA20	A7	SMC_TPM_GPIO	51 67
59 52 21 5	LPC_AD<2>	A9	P32/LAD2	P82/CLKRUN*	B7	PM_CLKRUN_L	5 23 52 59
59 52 21 5	LPC_AD<3>	B9	P33/LAD3	P83/LPCPD*	D6	PM_SUS_STAT_L	5 23 51 52 59
59 52 21 5	LPC_FRAME_L	D8	P34/LFRAME*	P84/IRQ3*/TXD1	C6	SC_TX_L	51
26 5	SMC_LRESET_L	C8	P35/LRESET*	P85/IRQ4*/RXD1	A6	SC_RX_L	51
34	PCI_CLK_SMC	A8	P36/LCLK	P86/IRQ5*/SCK1/SCL1	B6	SMBUS_SMC_BSB_S	51 27
59 52 23 5	INT_SERIRQ	D7	P37/SERIRQ	P90/IRQ2*	K4	SMC_ONOFF_L	5 45 51 54
51	TP_SMC_XDP_TMS	A5	P40/TMIO	P91/IRQ1*	J2	SMC_BC_ACOK	5 47 51 67 68
51	SMC_SYS_LED_16B	B5	P41/TMO0	P92/IRQ0*	J1	SMC_BS_ALERT_L	5 51 67
27	SMBUS_SMC_BSB_SDA	D5	P42/SDA1	P93/IRQ12*	J3	PM_SLP_S3_L	5 23 32 39 43 54 64 65
51	SMC_TPM_PP	C3	P43/TM11/EXSCK1	P94/IRQ13*	J4	PM_SLP_S4_L	5 23 41 46 47 63 65
51	TP_SMC_XDP_TRST_L	B1	P44/TMO1	P95/IRQ14*	H2	PM_SLP_S5_L	5 23 51
51	TP_SMC_XDP_TCK	C2	P45	P96/EXCL	H1	SMC_CLK32K_SUSCLK	5 27 45 53
51	TP_SMC_SYS_LED	D3	P46/PWX0/PWM0	P97/IRQ15*/SDA0	G2	SMBUS_SMC_0_S0	5 27 45 53
56	SMC_SYS_KBDLED	C1	P47/PWX1/PWM1				
52 51 5	SMC_TX_L	G1	P50				
52 51 5	SMC_RX_L	G4	P51				
53 27 5	SMBUS_SMC_0_S0_SCL	F2	P52/SCL0				

21	SMC_RCIN_L	R3	PA0/KIN8*/PA2CC	PE0	M3	SMC_CASE_OPEN	51
52 22 5	BOOT_LPC_SPI_L	P3	PA1/KIN9*/PA2DD	PE1*/ETCK	M2	SMC_TCK	5 51 52
26 23 5	PM_SYSRST_L	R2	PA2/KIN10*/PS2AC	PE2*/ETDI	M1	SMC_TDI	5 51 52
59 51	SMC_TPM_RESET_L	N3	PA3/KIN11*/PS2AD	PE3*/ETDO	L4	SMC_TDO	5 51 52
51 29 28 14	PM_EXTTLS_L	R1	PA4/KIN12*/PS2BC	PE4*/ETMS	L2	SMC_TMS	5 51 52
27	PM_THRM_L	N2	PA5/KIN13*/PS2BD				
51	SYS_ONEWIRE	M4	PA6/KIN14*/PS2CC	PF0/IRQ8*/PWM2	M7	TP_SMC_FF0	51
23	PM_BATLOW_L	N1	PA7/KIN15*/PS2CD	PF1/IRQ9*/PWM3	P6	TP_SMC_FF1	51
23	SMC_EXTSMI_L	B10	PB0/LSMI*	PF2/IRQ10*/TMOY	R6	SMC_LID	45 51
23	SMC_RUNTIME_SCI_L	A10	PB1/LSCI	PF3/IRQ11*/TMOX	N6	SMC_CPU_RESET_3	51
36	SMC_ODD_DETECT	D10	PB2	PF4/PWM4	M6	SMC_BATT_ISET	68
54	ISENSE_CAL_EN	A11	PB3	PF5/PWM5	R5	TP_SMC_BATT_VSET	51
51 47 9	SMC_EXCARD_CP	B11	PB4	PF6/PWM6	P5	SMC_SYS_ISET	68
47 9	SMC_EXCARD_PWR_EN	C11	PB5	PF7/PWM7	N5	TP_SMC_SYS_VSET	51
51	SMC_EXCARD_OC_L	A12	PB6	PG0/EXIRQ8*/TMIX	P9	SPI_CE_L	22 55
51	SMC_XDP_TDO_3_3	D11	PB7	PG1/EXIRQ9*/TMIX	R9	SMC_XDP_TCK_3_3	51
57	SMC_FAN_0_CTL	G14	PC0/TIOCA0/WUE8*	PG2/EXIRQ10*/SDA2	N9	SMBUS_SMC_BSA_SDA	5 27 67
57	SMC_FAN_1_CTL	G15	PC1/TIOCB0/WUE9*	PG3/EXIRQ11*/SCL2	P8	SMBUS_SMC_BSA_SCL	5 27 67
51	TP_SMC_FAN_2_CTL	G13	PC2/TIOCC0/TCLKA/WUE10*	PG4/EXIRQ12*/EXSDAA	R8	SMBUS_SMC_A_S3	27 45
51	TP_SMC_FAN_3_CTL	G12	PC3/TIOCD0/TCLKB/WUE11*	PG5/EXIRQ13*/EXSCLA	M8	SMBUS_SMC_A_S3	27 45
51	SMC_FAN_0_TACH	H14	PC4/TIOCA1/WUE12*	PG6/EXIRQ14*/EXSDAB	P7	SMBUS_SMC_B_S0	10 27 48
51	SMC_FAN_1_TACH	H15	PC5/TIOCB1/TCLKC/WUE13*	PG7/EXIRQ15*/EXSCLB	R7	SMBUS_SMC_B_S0	10 27 48
51	TP_SMC_FAN_2_TACH	H13	PC6/TIOCA2/WUE14*				
51	TP_SMC_FAN_3_TACH	H12	PC7/TIOCB2/TCLKD/WUE15*				
56	SMS_X_AXIS	M11	PD0/AN8	PH0/EXIRQ6*	E1	SMC_PROCHOT	51
56	SMS_Y_AXIS	P11	PD1/AN9	PH1/EXIRQ7*	F3	SMC_THRMTRIP	51
56	SMS_Z_AXIS	R11	PD2/AN10	PH2/FWE	K2	SMC_FWE	51
51	TP_SMC_ANALOG_ID	N11	PD3/AN11	PH3/EXEXCL	C4	ALS_GAIN	5 6 47
54 51	SMC_P1V05S0_ISENSE	P10	PD4/AN12				
54 51	SMC_P1V8S3_ISENSE	R10	PD5/AN13				
56	ALS_LEFT	N10	PD6/AN14				
56	ALS_RIGHT	M10	PD7/AN15				

OMIT

U5800
 SMC_H8S2116
 BGA
 (4 OF 4)

G3	NC0	NC12	F15
H3	NC1	NC13	A14
K3	NC2	NC14	C12
L3	NC3	NC15	C10
N4	NC4	NC16	C5
M5	NC5	NC17	A3
N7	NC6	NC18	B8
M12	NC7	NC19	E4
M13	NC8	NC20	H4
L12	NC9	NC21	M9
K15	NC10	NC22	N8
J14	NC11		



SMC

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	86
NONE	50		




SMC Reset Button / Brownout Detect




Silk: "SMC RST"

SMC Crystal Circuit




Debug Power Button




Silk: "PWR BTN"

SMC AVREF Supply




SMC PWRGD Circuit


Reports when 5V S5 and 3.3V S5 are in regulation




System (Sleep) LED Circuit



SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting




FWH_INIT_L	==	FWH_INIT_L	5 21 50 51 52
SMC_PIV05S0_ISENSE	==	SMC_PIV05S0_ISENSE	53 55 52 51
SMC_PIV8S3_ISENSE	==	SMC_PIV8S3_ISENSE	50 51 54
PM_EXTTTS_L	==	PM_EXTTTS_L	14 28 29 50 51
TP_SMC_SYS_LED	==	TP_SMC_SYS_LED	50 51
TP_SMC_ANALOG_ID	==	TP_SMC_ANALOG_ID	50 51
TP_SMC_BATT_VSET	==	TP_SMC_BATT_VSET	50 51
TP_SMC_SYS_VSET	==	TP_SMC_SYS_VSET	50 51
TP_SMC_FAN_2_CTL	==	TP_SMC_FAN_2_CTL	50 51
TP_SMC_FAN_2_TACH	==	TP_SMC_FAN_2_TACH	50 51
TP_SMC_FAN_3_CTL	==	TP_SMC_FAN_3_CTL	50 51
TP_SMC_FAN_3_TACH	==	TP_SMC_FAN_3_TACH	50 51
TP_SMC_XDP_TCK	==	TP_SMC_XDP_TCK	50 51
TP_SMC_XDP_TDO_L	==	TP_SMC_XDP_TDO_L	51
TP_SMC_XDP_TMS	==	TP_SMC_XDP_TMS	50 51
TP_SMC_XDP_TRST_L	==	TP_SMC_XDP_TRST_L	50 51
TP_SMC_P20	==	TP_SMC_P20	50 51
TP_SMC_P21	==	TP_SMC_P21	50 51
TP_SMC_P22	==	TP_SMC_P22	50 51
TP_SMC_P23	==	TP_SMC_P23	50 51
TP_SMC_P26	==	TP_SMC_P26	50 51
TP_SMC_P27	==	TP_SMC_P27	50 51
TP_SMC_FF0	==	TP_SMC_FF0	50 51
TP_SMC_FF1	==	TP_SMC_FF1	50 51

SMC_TPM_GPIO1	R5990	SMC_TPM_GPIO1	TPM_GPIO1
SMC_TPM_GPIO2	R5991	SMC_TPM_GPIO2	TPM_GPIO2
SMC_TPM_PP	R5995	SMC_TPM_PP	TPM_PP
SC_RX_L	R5992	SC_RX_L	SMC_RX_L
SC_TX_L	R5993	SC_TX_L	SMC_TX_L
SMC_EXCARD_OC_L	R5994	SMC_EXCARD_OC_L	EXCARD_OC_L

SMS_INT_L	R5930	10K	5%	1/16W	MF-LF	402
SMC_TPM_RESET_L	R5931	10K	5%	1/16W	MF-LF	402
SMC_ONOFF_L	R5932	10K	5%	1/16W	MF-LF	402
SMC_LID	R5933	100K	5%	1/16W	MF-LF	402
SMC_FWE	R5934	10K	5%	1/16W	MF-LF	402
SMC_TX_L	R5935	10K	5%	1/16W	MF-LF	402
SMC_RX_L	R5936	100K	5%	1/16W	MF-LF	402
SYSTEM_ONEWIRE	R5937	2.0K	5%	1/16W	MF-LF	402
SMC_BS_ALRT_L	R5938	100K	5%	1/16W	MF-LF	402
SMC_TMS	R5939	10K	5%	1/16W	MF-LF	402
SMC_TDO	R5940	10K	5%	1/16W	MF-LF	402
SMC_TDI	R5941	10K	5%	1/16W	MF-LF	402
SMC_TCK	R5942	10K	5%	1/16W	MF-LF	402
SMC_CPU_RESET_3_3_L	R5980	10K	5%	1/16W	MF-LF	402
SMC_XDP_TCK_3_3	R5981	10K	5%	1/16W	MF-LF	402
SMC_XDP_TDO_3_3	R5982	10K	5%	1/16W	MF-LF	402
SMC_BATT_TRICKLE_EN_L	R5943	10K	5%	1/16W	MF-LF	402
SMC_BATT_CHG_EN	R5944	10K	5%	1/16W	MF-LF	402
SMC_ADAPTER_EN	R5945	10K	5%	1/16W	MF-LF	402
SMC_CASE_OPEN	R5946	10K	5%	1/16W	MF-LF	402
SMC_BC_ACOK	R5947	470K	5%	1/16W	MF-LF	402
SMC_EXCARD_CP	R5948	10K	5%	1/16W	MF-LF	402
PM_SUS_STAT_L	R5983	100K	5%	1/16W	MF-LF	402
PM_SLP_S5_L	R5984	100K	5%	1/16W	MF-LF	402

SMC Support
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	51	86	



LPC+ Debug Connector

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHEET 52	OF 86

GPU / Heat Pipe Thermal Sensor




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,0,1/16W,0402	C6120		HSTHMSNS_NOT

Right-Side/Fin Stack Thermal Sensor




CPU Back-Up Thermal Diode




Thermal Sensors	
SYNC_MASTER=M1_MLB	SYNC_DATE=02/10/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	53	OF	86


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




FireWire Current Sense Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.8V S3 (Memory) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing


SYNC_MASTER=M1_MLB SYNC_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	54 OF 86


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver




ALS Support
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	56	86	



Fan Connectors


SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT		OF
NONE	57		86



Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:




M1 placement: Bottom-side

Sudden Motion Sensor (SMS)
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT		OF
NONE	58		86



TPM

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	59	86	



DPRSLPVR	DPRSTP*	PSI*	Operation Mode	
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM


CPU VCore Current Sense

$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$
 $V_{offset} = (V_{drp_offset} * K_{droop}) + V_{amp_offset}$
 $Gain = R_c / (R_a + R_b)$
 $V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$
 $V_{out @ 36A} = 2.44\text{V} - 2.60\text{V}$

IMVP6 CPU VCore Regulator

SYNC_MASTER=M1_MLB SYNC_DATE=02/08/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHT 60	OF 86



Connect to RUNSS pins to control outputs.
 If unconnected, powers up with VIN.
 NOTE: Be aware of pull-ups to VIN on these signals.


5V S3 FET

Q7610
 FDC638P
 SM-LF




5V S0 FET

NO STUFF
 Q7615
 FDC638P
 SM-LF



5V S0 FET

Q7695
 FDC638P
 SM-LF



5V / 1.5V Power Supply


SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	61	86	


2.5V S3 Regulator




2.5V S0 FET



1.2V S3 Regulator



1.2V S0 FET



Connect RUNSS off-page to control
If unconnected, powers up with PVIN.
NOTE: Be aware of pull-up on this signal.


2.5V & 1.2V Regulators

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	62 OF 86




1.8V S3 Current Sense

Placement Note:
Keep C7890, R7890,
R7894 and R7897
close to inductor

Vout = 1.83V
17A max output
(Q7820 limit)



$$V_{out} = 0.6V * (1 + R_a / R_b)$$

1.8V S0 FET



1.8V Supply
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SHT 63	OF 86




3.3V / 1.05V Power Supplies
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	64 OF 86


Power Control Signals



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PGOOD Signals

TP_P5V_P1V5_PG0OD	=	TP_P5V_P1V5_PG0OD
TP_P1V8S3_PG0OD	=	TP_P1V8S3_PG0OD

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



3.3V G3Hot Supply & Power Control


SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	65	86	


DC-In Connector



Inrush Limiter



Battery Connector



DC-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	67	86	




ATI M56 PCI-E
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	69 OF 86

GPU VCore Current Sense

GPU VCore Supply



Placement Note:
Keep C8590, R8590, R8594 and R8597 close to inductor

Vout = 1.10V / 0.95V
17A max output
(Q8520 limit)


Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP pins.
NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out}(\text{low}) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(\text{high}) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$




Vout = (1.58V /) 1.50V
180mA max output
(LDO limit)

$$V_{out}(\text{low}) = 0.59V * (1 + R_a/R_b)$$

$$V_{out}(\text{high}) = 0.59V * (1 + R_a/R_{eq})$$


$$R_{eq} = R_b || R_c$$

Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)
SI3446DV max Vgs is 1.6V
Vin must be > 2.8V



Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



Vout = -Vin * Rb / Ra
Recommended values:
Ra = Vin / 50 uA
Rb = -Vout / 50 uA

Vout = -0.55V
125mA max output
(Regulator limit)

GPU (M56) Core Supplies

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 70 OF 86		
NONE			


Page Notes

Power aliases required by this page:

- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



ATI M56 Core Power
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	NONE	SHT	71 OF 86

Page Notes

Power aliases required by this page:
- =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)




ATI M56 Frame Buffer I/F
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	72 OF	86
NONE			



ROMCFGID[3..0]
 0000 = 128MB
 0010 = 256MB
 0100 = 64MB
 0110 = Reserved

Renamed signals


GPU_CLK27M	GPU_CLK27M
NC_GPU_XTALOUT	NC_GPU_XTALOUT
NC_ATI_ROMCS_L	NC_ATI_ROMCS_L
NC_FB_A_MA12	NC_FB_A_MA12
NC_FB_B_MA12	NC_FB_B_MA12
NC_GPU_GENERICA	NC_GPU_GENERICA
NC_GPU_GENERICB	NC_GPU_GENERICB
NC_GPU_GENERICC	NC_GPU_GENERICC
NC_GPU_VGA_R	NC_GPU_VGA_R
NC_GPU_VGA_G	NC_GPU_VGA_G
NC_GPU_VGA_B	NC_GPU_VGA_B
TP_GPU_VGA_HSYNC	TP_GPU_VGA_HSYNC
TP_GPU_VGA_VSYNC	TP_GPU_VGA_VSYNC
NC_GPU_TV_Y	NC_GPU_TV_Y
NC_GPU_TV_C	NC_GPU_TV_C
NC_GPU_TV_COMP	NC_GPU_TV_COMP
NC_LVDS_U_DATAP<3>	NC_LVDS_U_DATAP<3>
NC_LVDS_U_DATAN<3>	NC_LVDS_U_DATAN<3>
NC_LVDS_L_DATAP<3>	NC_LVDS_L_DATAP<3>
NC_LVDS_L_DATAN<3>	NC_LVDS_L_DATAN<3>
NC_ATI_DVPCCLK	NC_ATI_DVPCCLK
NC_ATI_DVPCNTL<2..0>	ATI_DVPCNTL<2..0>
NC_ATI_DVPPDATA<15..0>	ATI_DVPPDATA<15..0>

Unused signals

GPU_CLK27M	GPU_CLK27M
NC_GPU_XTALOUT	NC_GPU_XTALOUT
NC_ATI_ROMCS_L	NC_ATI_ROMCS_L
NC_FB_A_MA12	NC_FB_A_MA12
NC_FB_B_MA12	NC_FB_B_MA12
NC_GPU_GENERICA	NC_GPU_GENERICA
NC_GPU_GENERICB	NC_GPU_GENERICB
NC_GPU_GENERICC	NC_GPU_GENERICC
NC_GPU_VGA_R	NC_GPU_VGA_R
NC_GPU_VGA_G	NC_GPU_VGA_G
NC_GPU_VGA_B	NC_GPU_VGA_B
TP_GPU_VGA_HSYNC	TP_GPU_VGA_HSYNC
TP_GPU_VGA_VSYNC	TP_GPU_VGA_VSYNC
NC_GPU_TV_Y	NC_GPU_TV_Y
NC_GPU_TV_C	NC_GPU_TV_C
NC_GPU_TV_COMP	NC_GPU_TV_COMP
NC_LVDS_U_DATAP<3>	NC_LVDS_U_DATAP<3>
NC_LVDS_U_DATAN<3>	NC_LVDS_U_DATAN<3>
NC_LVDS_L_DATAP<3>	NC_LVDS_L_DATAP<3>
NC_LVDS_L_DATAN<3>	NC_LVDS_L_DATAN<3>
NC_ATI_DVPCCLK	NC_ATI_DVPCCLK
NC_ATI_DVPCNTL<2..0>	ATI_DVPCNTL<2..0>
NC_ATI_DVPPDATA<15..0>	ATI_DVPPDATA<15..0>

Required for debug access


TP_ATI_DVPPDATA<23..16> = ATI_DVPPDATA<23..16>
 Also required: GPIO10 - GPIO13



GPU Straps
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 73 OF 86		
NONE			

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.

GDDR3 Frame Buffer A
SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7023	B
SCALE	SHT	OF
NONE	74	86

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD
 - =PPIV8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GDDR3 Frame Buffer B
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	75	86	

Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Composite/s-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	77	86	

LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	77 79
	VGA	VGA	GPU_G2	77 79
	VGA	VGA	GPU_B2	77 79
	LVDS	LVDS	LVDS_U_CLK_P	77 78 81
	LVDS	LVDS	LVDS_U_CLK_N	77 78 81
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	77 78 81
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	77 78 81
	LVDS	LVDS	LVDS_L_CLK_P	77 78 81
	LVDS	LVDS	LVDS_L_CLK_N	77 78 81
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	77 78 81
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	77 78 81
	LVDS	LVDS	LVDS_U_CLK_P	77 78 81
	LVDS	LVDS	LVDS_U_CLK_N	77 78 81
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>	78 81
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>	78 81
	LVDS	LVDS	LVDS_L_CLK_P	77 78 81
	LVDS	LVDS	LVDS_L_CLK_N	77 78 81
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>	78 81
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>	78 81
	TMDS	TMDS	TMDS_CLK_P	77 79 86
	TMDS	TMDS	TMDS_CLK_N	77 79 86
	TMDS	TMDS	TMDS_DATA_P<5..3>	86
	TMDS	TMDS	TMDS_DATA_N<5..3>	86
	TMDS	TMDS	TMDS_DATA_P<2..0>	86
	TMDS	TMDS	TMDS_DATA_N<2..0>	86



INVERTER INTERFACE



Internal Display Connectors

SYNC_MASTER=M1_MLB SYNC_DATE=01/09/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 78 OF 86		
NONE			

TMDS Filtering


Place series R's and differential termination close to GPU, common mode chokes near connector.




VGA SYNC BUFFERS




ANALOG FILTERING PLACE CLOSE TO CONNECTOR



DVI DDC CURRENT LIMIT (55mA requirement per DVI spec)



DVI INTERFACE



External Display Connector

SYNC_MASTER=M1_MLB SYNC_DATE=11/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S0419	6	IND, 47NH, 2%, 1.30HM, 0402, LF	L9760, L9764, L9768, L9776, L9780, L9784	CRITICAL	TMDS_PEAKING_IND
116S0004	6	RES, 00HM, 5%, 0402, LF	L9760, L9764, L9768, L9776, L9780, L9784		TMDS_NO_PEAKING_IND

APPLE COMPUTER INC.

SCALE: NONE

SHEET: 79 OF 86

DRAWING NUMBER: 051-7023

REV: B

8

7

6

5

4

3


2

1

D

D


IR & Sleep LED Connector



C

C

Bluetooth (M13P) & SATA HDD Flex Connector



B

B

A

A

8

7

6

5

4

3

2

1

M9 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 80 OF 86		
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0v.



LVDS Interface Pull-downs
 SYNC_MASTER=M1_MLB SYNC_DATE=12/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT 81 OF 86		
NONE			

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

Revision History

D

D

C

C


B

B

A

A

Revision History	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. B
	SCALE NONE	SH1 82	OF 86

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_ADDR	*	=3:1_SPACING
FSB_ADDR2ADDR	*	=2:1_SPACING
FSB_ADSTB	*	=3:1_SPACING
FSB_ADDR2ADSTB	*	=3:1_SPACING

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_DATA	*	=3:1_SPACING
FSB_DATA2DATA	*	=2:1_SPACING
FSB_DSTB	*	=3:1_SPACING
FSB_DATA2DSTB	*	=3:1_SPACING

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_COMMON	*	=2:1_SPACING

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
CPU_2T01	*	=2:1_SPACING
CPU_COMP	*	25 MIL
CPU_GTLREF	*	25 MIL
CPU_ITP	*	=2:1_SPACING
CPU_VCCSENSE	*	25 MIL

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
MEM_CLK2MEM	*	=4:1_SPACING
MEM_CTRL2CTRL	*	=2:1_SPACING
MEM_CTRL2MEM	*	=3:1_SPACING
MEM_CMD2CMD	*	=1.5:1_SPACING
MEM_CMD2MEM	*	=3:1_SPACING
MEM_DATA2DATA	*	=1.5:1_SPACING
MEM_DATA2MEM	*	=3:1_SPACING
MEM_DQS2MEM	*	=3:1_SPACING
MEM_2OTHER	*	25 MIL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CLK	MEM_CMD	*	MEM_CMD2MEM
MEM_CLK	MEM_DATA	*	MEM_DATA2MEM
MEM_CLK	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CMD2MEM
MEM_CTRL	MEM_DATA	*	MEM_DATA2MEM
MEM_CTRL	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_DATA2MEM
MEM_CMD	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_CTRL2MEM
MEM_DATA	MEM_CMD	*	MEM_CMD2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
PCIE	*	20 MIL
DMI	*	20 MIL

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
IDE	*	=1.8:1_SPACING
SATA	*	20 MIL

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
AUDIO	*	=1.8:1_SPACING

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
USB2	*	=4:1_SPACING
USB2_2CLK	*	25 MIL

DG says minimum spacing 50 mils to clocks

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
SMB	*	=3:1_SPACING
SPI	*	=1.8:1_SPACING

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
CLK_FSB	*	25 MIL
CLK_PCIE	*	20 MIL
CLK_MED	*	20 MIL
CLK_SLOW	*	10 MIL

Napa Platform Constraints

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SCALE NONE SHEET 83 OF 86

DRAWING NUMBER 051-7023

REV. B

GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35S_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FB_ADCTRL	*	=2.5:1_SPACING
FB_CLK	*	=2.5:1_SPACING
FB_DATA	*	=2.5:1_SPACING

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.
CTRL lines are 55-ohm single-ended impedance.
DQ/DQM/DQS lines are 40-ohm single-ended impedance.

NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.
NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
LVDS	*	=3:1_SPACING
TMDS	*	=3:1_SPACING
VGA	*	15 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
LVDS_PAIR2PAIR	*	25 MIL
TMDS_PAIR2PAIR	*	25 MIL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.
LVDS and TMDS pairs should be kept at least 25 mils apart.
Ground shields can be used around each pair if spacing cannot be met.
VGA should be routed as close to 75-ohms single-ended impedance as possible.
VGA signals should be kept at least 15 mils from other traces.
Ground shields recommended around VGA signals.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADON-05), Sections 7 & 8.1.2.

High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
ENET	*	=3:1_SPACING
FW	*	=3:1_SPACING

note

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
PCI	*	=2:1_SPACING

More System Constraints

SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	REV.
NONE	84	86	

M9 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	15.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
40_OHM_SE	*	Y	0.131 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM			
35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM			
35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

Unsupported rule

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM
75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	0.077 MM	0.077 MM	=STANDARD	0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
DEFAULT	*	0.1 MM
STANDARD	*	=DEFAULT
BGA_P1MM	*	=DEFAULT
BGA_P2MM	*	=DEFAULT
BGA_P3MM	*	=DEFAULT

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
1.5:1_SPACING	*	0.15 MM
1.8:1_SPACING	*	0.18 MM
2:1_SPACING	*	0.2 MM
2.5:1_SPACING	*	0.25 MM
3:1_SPACING	*	0.3 MM
4:1_SPACING	*	0.4 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
1.5:1_SPACING	ISL2, ISL11	0.1 MM
1.8:1_SPACING	ISL2, ISL11	0.1 MM
2:1_SPACING	ISL2, ISL11	0.1 MM
2.5:1_SPACING	ISL2, ISL11	0.1 MM
3:1_SPACING	ISL2, ISL11	0.1 MM
4:1_SPACING	ISL2, ISL11	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
CLK_FSB	ISL2, ISL11	0.1 MM
CLK_PCIE	ISL2, ISL11	0.1 MM
CLK_MED	ISL2, ISL11	0.1 MM
CLK_SLOW	ISL2, ISL11	0.1 MM
CPU_COMP	ISL2, ISL11	0.1 MM
CPU_GTLREF	ISL2, ISL11	0.1 MM
CPU_VCCSENSE	ISL2, ISL11	0.1 MM
DMI	ISL2, ISL11	0.1 MM
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM
MEM_2OTHER	ISL2, ISL11	0.1 MM
PCIE	ISL2, ISL11	0.1 MM
SATA	ISL2, ISL11	0.1 MM
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM
VGA	ISL2, ISL11	0.1 MM

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_ADDR OVERRIDE	*	=2:1_SPACING OVERRIDE
FSB_ADDR2ADDR OVERRIDE	*	=STANDARD OVERRIDE
FSB_ADSTB OVERRIDE	*	=2:1_SPACING OVERRIDE
FSB_ADDR2ADSTB OVERRIDE	*	=2:1_SPACING OVERRIDE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
FSB_DATA OVERRIDE	*	=2:1_SPACING OVERRIDE
FSB_DATA2DATA OVERRIDE	*	=STANDARD OVERRIDE
FSB_DSTB OVERRIDE	*	=2:1_SPACING OVERRIDE
FSB_DATA2DSTB OVERRIDE	*	=2:1_SPACING OVERRIDE

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
MEM_2OTHER OVERRIDE	*	0.5 MM OVERRIDE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING
PCI_2PCI OVERRIDE	*	0.1 MM OVERRIDE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	PCI	*	PCI_2PCI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

"Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD


FSB_ANALOG
FSB_P2MM
I2C
GND
MEM_PP1V8_S3
FB_PP1V8
PCI
PCI_55S

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S OVERRIDE	*	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D OVERRIDE	*	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE

M9 Spacing & Physical Constraints
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	85	OF	86



M9 Net Properties
 SYNC_MASTER=M1_MLB SYNC_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	B
SCALE	SHT	OF	
NONE	86	86	