

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


FINO M23


PROTO2

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
08		381734	ENGINEERING RELEASED		
				DATE	DATE
				05/19/05	?

5/19/05

8		7		6		5		4		3		2		1			
PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE	PDF	CSA	CONTENTS	SYNC	MASTER	DATE
2	2	System Block Diagram	FINO-DD	MASTER		38	54	CPU AVDD VREG	FINO-MS	05/18/2005		74	132	Vesta Ethernet PHY	Q63	05/18/2005	
3	4	Power Block Diagram	FINO-PC	05/18/2005		39	55	T,V,I SENSORS	FINO-MS	05/18/2005		75	136	ETHERNET CONNECTOR	FINO-HC	05/18/2005	
4	5	Table Items	FINO-DD	MASTER		40	56	CPU ALIASES & MISC	FINO-MS	05/18/2005		76	138	Shasta FireWire	Q63	05/18/2005	
5	6	FUNC TEST 1 OF 2	FINO-ME	05/18/2005		41	58	KODIAC NBMEM PWR & CAPS	Q63	05/18/2005		77	139	Vesta FireWire PHY	Q63	05/18/2005	
6	7	Power Conn / Alias	M23-PC	05/18/2005		42	59	Kodiak Memory Dq/Ctl	FINO-RT	05/18/2005		78	140	FIREWIRE CONNECTORS	FINO-HC	05/18/2005	
7	8	Signal Alias	FINO-DD	MASTER		43	61	Parallel Term	FINO-RT	05/18/2005		79	142	USB Host Interfaces	Q63	05/18/2005	
8	9	FUNC TEST 2 OF 2	FINO-ME	05/18/2005		44	62	Main Memory Clock Buffer	FINO-RT	05/18/2005		80	143	USB Device Interfaces	FINO-MB	05/18/2005	
9	11	1.8V Vreg	M23-PC	05/18/2005		45	63	MEMORY ADDR BRANCHING	FINO-EG	05/18/2005		81	144	Flash Media Ctrl	FINO-PC	05/18/2005	
10	12	1.5V Vreg	FINO-PC	05/18/2005		46	67	Memory Dimm A	FINO-RT	05/18/2005		82	145	Flash Connector	FINO-PC	05/18/2005	
11	13	1.2V Vreg	FINO-PC	05/18/2005		47	68	MLB Mem Series Term	FINO-RT	05/18/2005		83	147	AUDIO: CODEC	FINO-SO	05/18/2005	
12	15	2.5V Vreg	FINO-PC	05/18/2005		48	69	On-Board DDR SDRAM	FINO-RT	05/18/2005		84	148	AUDIO: LINE INPUT AMP	FINO-SO	05/18/2005	
13	16	5V & 3.3V Fets	FINO-PC	05/18/2005		49	70	On-Board DDR SDRAM	FINO-RT	05/18/2005		85	150	AUDIO: LINE OUT AMP	FINO-SO	05/18/2005	
14	17	Vesta Core / Misc	FINO-HC	05/18/2005		50	82	KODIAK PCI-E X16	Q63	05/18/2005		86	152	AUDIO: SPEAKER AMP	FINO-SO	05/18/2005	
15	19	KODIAK CORE & BYPASS	Q63	05/18/2005		51	84	GPU PCIe	FINO-DD	MASTER		87	153	AUDIO: CONNECTORS	FINO-SO	05/18/2005	
16	20	KODIAK & SHASTA MISC	FINO-ME	05/18/2005		52	85	Graphics Vregs	M23-DD	MASTER		88	154	AUDIO: POWER SUPPLIES	FINO-SO	05/18/2005	
17	23	Shasta Core Power	Q63	05/18/2005		53	86	GPU Core Power	FINO-DD	MASTER							
18	24	Shasta Serial / Misc	FINO-ME	05/18/2005		54	87	GPU Frame Buffer	FINO-DD	MASTER							
19	25	PULSAR2 POWER	Q63	05/18/2005		55	88	FB Series Termination	FINO-DD	MASTER							
20	26	PULSAR2 CLOCKS	FINO-ME	05/18/2005		56	89	GPU GDDR SDRAM A	FINO-DD	MASTER							
21	27	Pulsar Aliases	FINO-ME	05/18/2005		57	90	GPU GDDR SDRAM B	FINO-DD	MASTER							
22	28	System Management Unit	Q63	05/18/2005		58	92	GPU Straps	FINO-DD	MASTER							
23	29	SMU SUPPLEMENTAL (2)	FINO-MS	05/18/2005		59	93	GPU DVI & DACs	FINO-DD	MASTER							
24	30	SMU SUPPLEMENTAL (3)	FINO-MS	05/18/2005		60	96	TMDS/Inverter/ExtVGA	M23-DD	MASTER							
25	31	SMU SUPPLEMENTAL (4)	FINO-MS	05/18/2005		61	97	KODIAK PCI-E CONST	FINO-DD	MASTER							
26	32	Fan 0, 1 & System Temp	FINO-PC	05/18/2005		62	98	KODIAK HT16	Q63	05/18/2005							
27	33	Fan 2 & HD Temp	FINO-PC	05/18/2005		63	101	HT ALIASES	FINO-EG	05/18/2005							
28	39	I2C Connections	FINO-ME	05/18/2005		64	103	Shasta HyperTransport	Q63	05/18/2005							
29	41	KODIAK EI PWR & CAPS	Q63	05/18/2005		65	119	Shasta PCI Interface	Q63	05/18/2005							
30	42	KODIAK EI A	Q63	05/18/2005		66	120	PCI SERIES TERMINATION	FINO-EG	05/18/2005							
31	43	CPU EI AND IO	FINO-MS	05/18/2005		67	121	AIRPORT & BLUETOOTH	FINO-EG	05/18/2005							
32	44	KODIAK EI B	Q63	05/18/2005		68	122	USB 2.0 PCI Interface	Q63	05/18/2005							
33	47	CPU STRAPS	FINO-MS	05/18/2005		69	125	BootROM	Q63	05/18/2005							
34	48	CPU POWER AND BYPASS	FINO-MS	05/18/2005		70	127	Shasta Disk	M23-MB	05/18/2005							
35	49	PROC DECOUPLING	FINO-MS	05/18/2005		71	129	Disk Connectors	M23-MB	05/18/2005							
36	50	CPU VCORE VREG	M23-MS	05/18/2005		72	130	ENET SERIES TERM	FINO-HC	05/18/2005							
37	52	CPU VCORE MORE BYPASS	FINO-MS	05/18/2005		73	131	Shasta Ethernet	Q63	05/18/2005							

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	
				DRAWING NUMBER 051-6790 REV. 08	
				SHEET 1 OF 154	



System Block Diagram

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	2	154	



Power Block Diagram
 SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	4 OF 154

8

7

6

5

4

3

2

1

PROCESSORS

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
337S3158	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.0G,85C,CQA	2.0GHZ	1.15V	46W	50MV	U4300	CPU_2_0GHZ
337S3157	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.2G,85C,FOA	2.2GHZ	1.15V	51W	50MV	U4300	CPU_2_2GHZ

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	VOLTAGE
337S3165	337S3158	CPU_2_0GHZ	U4300	IC,DD3.1,2.0G,CJA	1.20V
337S3164	337S3157	CPU_2_2GHZ	U4300	IC,DD3.1,2.0G,FJA	1.20V

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0371	1	IC,KODIAK,V1.1,PBGA,200MM	U1900	
343S0283	1	IC,ASIC,SHASTA,V1.1,PBGA	U2300	
343S0324	1	IC,ASIC,VESTA,V1.3	U1701	
343S0319	1	IC,PULSAR2,100P,P8MM,BGA	U2500	

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6790	1	PCB,SCHM,MLB,M23	SCH1	17_INCH_LCD
051-6863	1	PCB,SCHM,MLB,M33	SCH1	20_INCH_LCD
820-1783	1	PCB,FAB,MLB,M23	MLB1	17_INCH_LCD
820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VFP1	
825-6447	1	BARCODE LABEL, MLB	LBL1	
341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500	
341T1752	1	PURCH ASSY, SMU BIG	U2800	
603-7318	1	M23 CPU HEATSINK	MECH1	17_INCH_LCD
603-7321	1	M33 CPU HEATSINK	MECH1	20_INCH_LCD
603-7322	1	M33 GPU HEATSINK	MECH2	20_INCH_LCD
875-1614	1	CPU GAP FILLER	GAP1	

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0119	378S0114		LED700,LED702	KINGBRIGHT LED
376S0204	376S0130		Q5010,Q5020	MOSFET,N-CH,VISHAY
376S0207	376S0146		Q5011,Q5021	MOSFET,N-CH,VISHAY

Table Items

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	5	154

8

7

6

5

4

3

2

1

NO TEST XW NETS

Table of test points for NO TEST XW NETS, columns 8-7.

Table of test points for NO TEST XW NETS, columns 6-5.

Table of test points for NO TEST XW NETS, columns 4-3.

Table of test points for NO TEST XW NETS, columns 2-1.

FUNC TEST NETS

NOTES FROM TOM FUSSELMAN

PLACE TWO TEST POINTS ON TOP SIDE FOR PP3V3_ALL AND GND PLACE WITHIN 1 INCH OF EACH OTHER USE FAT TRACES

Table of test points for FUNC TEST NETS, columns 2-1.

EE IDENTIFIED NO TEST NETS

Table of test points for EE IDENTIFIED NO TEST NETS, columns 8-7.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 6-5.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 4-3.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 2-1.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 8-7.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 6-5.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 4-3.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 2-1.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 8-7.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 6-5.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 4-3.

Table of test points for EE IDENTIFIED NO TEST NETS, columns 2-1.





Table of test points for EE IDENTIFIED NO TEST NETS, columns 2-1.

FUNC TEST 1 OF 2

SYNC_MASTER=F10-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: DRAWING NUMBER 051-6790 REV. 08, SCALE NONE, SHEET 6 OF 154.



RUN RAILS
ONLY ON IN RUN

PWRON RAILS
ON IN RUN AND SLEEP

ALL RAILS
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)


GND RAILS

PLANE STITCHING CAPS

Power Conn / Alias

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	7 OF 154



Signal Alias

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT 8 OF 154		
NONE			



THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED

THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS

1100	NO_TEST=YES	ENET_TXD_R<7>	130 131
1101	NO_TEST=YES	ENET_TXD_R<6>	130 131
1102	NO_TEST=YES	ENET_TXD_R<5>	130 131
1103	NO_TEST=YES	ENET_TXD_R<4>	130 131
1104	NO_TEST=YES	ENET_TXD_R<3>	130 131
1105	NO_TEST=YES	ENET_TXD_R<2>	130 131
1106	NO_TEST=YES	ENET_TXD_R<1>	130 131
1107	NO_TEST=YES	ENET_TXD_R<0>	130 131
1108	NO_TEST=YES	ENET_TXD<7>	130 131 132
1109	NO_TEST=YES	ENET_TXD<6>	130 131 132
1110	NO_TEST=YES	ENET_TXD<5>	130 131 132
1111	NO_TEST=YES	ENET_TXD<4>	130 131 132
1112	NO_TEST=YES	ENET_TXD<3>	130 131 132
1113	NO_TEST=YES	ENET_TXD<2>	130 131 132
1114	NO_TEST=YES	ENET_TXD<1>	130 131 132
1115	NO_TEST=YES	ENET_TXD<0>	130 131 132
1116	NO_TEST=YES	ENET_RXD_R<7>	130 131 132
1117	NO_TEST=YES	ENET_RXD_R<6>	130 131 132
1118	NO_TEST=YES	ENET_RXD_R<5>	130 131 132
1119	NO_TEST=YES	ENET_RXD_R<4>	130 131 132
1120	NO_TEST=YES	ENET_RXD_R<3>	130 131 132
1121	NO_TEST=YES	ENET_RXD_R<2>	130 131 132
1122	NO_TEST=YES	ENET_RXD_R<1>	130 131 132
1123	NO_TEST=YES	ENET_RXD_R<0>	130 131 132
1124	NO_TEST=YES	ENET_RXD<7>	130 131
1125	NO_TEST=YES	ENET_RXD<6>	130 131
1126	NO_TEST=YES	ENET_RXD<5>	130 131
1127	NO_TEST=YES	ENET_RXD<4>	130 131
1128	NO_TEST=YES	ENET_RXD<3>	130 131
1129	NO_TEST=YES	ENET_RXD<2>	130 131
1130	NO_TEST=YES	ENET_RXD<1>	130 131
1131	NO_TEST=YES	ENET_RXD<0>	130 131
1132	NO_TEST=YES	ENET_TX_EN_R	130 131
1133	NO_TEST=YES	ENET_TX_ER_R	130 131
1134	NO_TEST=YES	ENET_TX_EN	130 131 132
1135	NO_TEST=YES	ENET_TX_ER	130 131 132
1136	NO_TEST=YES	TP_HT_MB_TO_NB_CLK_N<1>	101
1137	NO_TEST=YES	TP_HT_MB_TO_NB_CLK_P<1>	101
1138	NO_TEST=YES	NC_CPU_AFN	56
1139	NO_TEST=YES	NC_I2C_SMU_CPU_SCL_IN	31
1140	NO_TEST=YES	NC_PSRO	56
1141	NO_TEST=YES	NC_PSRO_ENABLE	56
1142	NO_TEST=YES	NC_SLOT_TOTAL_PWR	31
1143	NO_TEST=YES	NC_SMU_CPU_VID_LE0	31
1144	NO_TEST=YES	NC_SMU_CPU_VID_LE1	31
1145	NO_TEST=YES	NC_SMU_FAN_RPM3	31
1146	NO_TEST=YES	NC_SMU_FAN_RPM4	31
1147	NO_TEST=YES	NC_SMU_FAN_RPM5	31
1148	NO_TEST=YES	NC_SMU_FAN_TACH3	31
1149	NO_TEST=YES	NC_SMU_FAN_TACH4	31
1150	NO_TEST=YES	NC_SMU_FAN_TACH5	31
1151	NO_TEST=YES	NC_SMU_FAN_TACH7	31
1152	NO_TEST=YES	NC_SMU_SER_SEL	31
1153	NO_TEST=YES	NC_SYS_DOOR_AJAR_L	31
1154	NO_TEST=YES	TP_VESTA_2_5V_EN	17
1155	NO_TEST=YES	TP_VESTA_AN_EN	132
1156	NO_TEST=YES	TP_VESTA_DNC_C9	17
1157	NO_TEST=YES	TP_VESTA_DNC_E9	17
1158	NO_TEST=YES	TP_VESTA_EN_10B	132
1159	NO_TEST=YES	TP_VESTA_ER	132
1160	NO_TEST=YES	TP_VESTA_F1000	132
1161	NO_TEST=YES	TP_VESTA_FDX	132
1162	NO_TEST=YES	TP_VESTA_FDXLED_L	132
1163	NO_TEST=YES	TP_VESTA_HUB	132
1164	NO_TEST=YES	TP_VESTA_LINK1_L	132
1165	NO_TEST=YES	TP_VESTA_LINK2_L	132
1166	NO_TEST=YES	TP_VESTA_MANMS	132
1167	NO_TEST=YES	TP_VESTA_PHYA<0>	132
1168	NO_TEST=YES	TP_VESTA_PHYA<1>	132
1169	NO_TEST=YES	TP_VESTA_PHYA<2>	132
1170	NO_TEST=YES	TP_VESTA_PHYA<3>	132
1171	NO_TEST=YES	TP_VESTA_PHYA<4>	132
1172	NO_TEST=YES	TP_VESTA_RBC0	132
1173	NO_TEST=YES	TP_VESTA_RBC1	132
1174	NO_TEST=YES	TP_VESTA_REGCTL1	17
1175	NO_TEST=YES	TP_VESTA_REGCTL2	17
1176	NO_TEST=YES	TP_VESTA_REGSEN1	17
1177	NO_TEST=YES	TP_VESTA_REGSEN2	17
1178	NO_TEST=YES	TP_VESTA_REGSUP1	17
1179	NO_TEST=YES	TP_VESTA_REGSUP2	17
1180	NO_TEST=YES	TP_VESTA_RGMIIEN	132
1181	NO_TEST=YES	TP_VESTA_SPD0	132
1182	NO_TEST=YES	TP_VESTA_TDBL<0>	139
1183	NO_TEST=YES	TP_VESTA_TDBL<1>	139
1184	NO_TEST=YES	TP_VESTA_TDBL<2>	139
1185	NO_TEST=YES	TP_VESTA_TEST<0>	132
1186	NO_TEST=YES	TP_VESTA_TEST<1>	132
1187	NO_TEST=YES	TP_VESTA_TEST_1394<0>	139
1188	NO_TEST=YES	TP_VESTA_TEST_1394<1>	139
1189	NO_TEST=YES	TP_VESTA_TVCO	132
1190	NO_TEST=YES	CARD_READER_ACTIVITY_R	144
1191	NO_TEST=YES	TP_VESTA_FAVDDL	139
1192	NO_TEST=YES	TP_NB_A_TRIGGER_OUT	56
1193	NO_TEST=YES	TP_NB_B_TRIGGER_OUT	56

1194	NO_TEST=YES	TP_VESTA_TVCO_24	139
1195	NO_TEST=YES	TP_VESTA_TXC_RXC_DELAY	132
1196	NO_TEST=YES	TP_I2S2_SB_TO_DEV.DTO	154
1197	NO_TEST=YES	TP_NB_APSYNC	44
1198	NO_TEST=YES	TP_SB_WATCHDOG	24
1199	NO_TEST=YES	NC_CPU_THERM_CLK	27
1200	NO_TEST=YES	NC_J3108_10	31
1201	NO_TEST=YES	NC_J3108_11	31
1202	NO_TEST=YES	NC_J3108_12	31
1203	NO_TEST=YES	NC_J3108_8	31
1204	NO_TEST=YES	NC_J3108_9	31
1205	NO_TEST=YES	NC_JTAGMUX_3	30
1206	NO_TEST=YES	NC_PPIV5_PULSAR	12

1207	NO_TEST=YES	Q803_C	8
1208	NO_TEST=YES	PLLLOCK	8 43
1209	NO_TEST=YES	LED_PPIV8_RUN_P	11
1210	NO_TEST=YES	LED_PPIV8_RUN_N	11
1211	NO_TEST=YES	PPIV2_RUN_FOR_LED	12
1212	NO_TEST=YES	LED_PPIV5_RUN_N	12
1213	NO_TEST=YES	LED_PPIV5_RUN_P	12
1214	NO_TEST=YES	PULSAR_1V5_RUN_SWITCH	12
1215	NO_TEST=YES	PPIV2_RUN_FOR_LED	13
1216	NO_TEST=YES	LED_PPIV2_RUN_N	13
1217	NO_TEST=YES	LED_PPIV2_RUN_P	13
1218	NO_TEST=YES	KP_V<1>	55
1219	NO_TEST=YES	KP_V<2>	55
1220	NO_TEST=YES	CPU_SENSE_KP_V	55
1221	NO_TEST=YES	NB_PLL_OUT_TRG_R	59
1222	NO_TEST=YES	NB_PLL_OUT_TRG	59
1223	NO_TEST=YES	PP5V_T555	92
1224	NO_TEST=YES	T555_DISC	92
1225	NO_TEST=YES	T555_THRES	92
1226	NO_TEST=YES	T555_OUT	92
1227	NO_TEST=YES	T555_PWM	92
1228	NO_TEST=YES	PP3V3_GPU_TSENSE	93
1229	NO_TEST=YES	TSENSE_GPU_OVERTEMP_L	93
1230	NO_TEST=YES	TSENSE_GPU_ADD0	93
1231	NO_TEST=YES	TSENSE_GPU_ADD1	93
1232	NO_TEST=YES	GPU_DIODE_PLUS	93
1233	NO_TEST=YES	GPU_DIODE_MINUS	93
1234	NO_TEST=YES	LED8700_P	136
1235	NO_TEST=YES	LED8701_P	136

THE FOLLOWING PULSAR NETS WILL BE TESTED VIA TEST JET

1236	NO_TEST=YES	CPU_A_THERM_CLK_R	26
1237	NO_TEST=YES	CPU_B_THERM_CLK_R	26
1238	NO_TEST=YES	CPU_A_APSYNC_R	26
1239	NO_TEST=YES	CPU_B_APSYNC_R	26
1240	NO_TEST=YES	NB_APSYNC_R	26
1241	NO_TEST=YES	HT_SB_REFCLK_R	26
1242	NO_TEST=YES	HT_NB_REFCLK_H0_R	26
1243	NO_TEST=YES	HT_NB_REFCLK_L0_R	26
1244	NO_TEST=YES	CLK_RAIFREF_200M_P_R	26
1245	NO_TEST=YES	CLK_RAIFREF_200M_N_R	26
1246	NO_TEST=YES	NB_PMR_CLK_P_R	26
1247	NO_TEST=YES	NB_PMR_CLK_N_R	26
1248	NO_TEST=YES	NB_PCIE_REFCLK_P_C	26
1249	NO_TEST=YES	NB_PCIE_REFCLK_N_C	26
1250	NO_TEST=YES	GFY_SLOT_PCIE_REFCLK_P_C	26
1251	NO_TEST=YES	GFY_SLOT_PCIE_REFCLK_N_C	26
1252	NO_TEST=YES	PCIE_A_REFCLKIN_P_C	26
1253	NO_TEST=YES	PCIE_A_REFCLKIN_N_C	26
1254	NO_TEST=YES	PCIE_B_REFCLKIN_P_C	26
1255	NO_TEST=YES	PCIE_B_REFCLKIN_N_C	26
1256	NO_TEST=YES	PCIE_C_REFCLKIN_P_C	26
1257	NO_TEST=YES	PCIE_C_REFCLKIN_N_C	26
1258	NO_TEST=YES	NB_DDR_REFCLK_P_R	26
1259	NO_TEST=YES	NB_DDR_REFCLK_N_R	26
1260	NO_TEST=YES	CLK_RAIFREF_25MHZ_R	26
1261	NO_TEST=YES	QUA0_REF_25MHZ_R	26
1262	NO_TEST=YES	SB_CLK25M_SATA_R	26
1263	NO_TEST=YES	QUA1_REF_25MHZ_R	26
1264	NO_TEST=YES	PCI_CLK33M_SB_EXT_R	26
1265	NO_TEST=YES	SB_AIRPRT_CLK_33MHZ_R	26
1266	NO_TEST=YES	CLK_RAIFREF_66M_R	26
1267	NO_TEST=YES	SB_USB2_CLK_33MHZ_R	26


JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD ADDING FUNC_TEST=TRUE TO THESE NETS

1268	FUNC_TEST=TRUE	TP_JTAG_SB_TCK	20
1269	FUNC_TEST=TRUE	TP_JTAG_SB_TDI	20
1270	FUNC_TEST=TRUE	TP_JTAG_SB_TDO	20
1271	FUNC_TEST=TRUE	TP_JTAG_SB_TMS	20
1272	FUNC_TEST=TRUE	JTAG_SB_TRST_L	20 24
1273	FUNC_TEST=TRUE	JTAG_NB_TCK	20 30
1274	FUNC_TEST=TRUE	JTAG_NB_TDI	20 30
1275	FUNC_TEST=TRUE	JTAG_NB_TDO	20 30
1276	FUNC_TEST=TRUE	JTAG_NB_TMS	20 30
1277	FUNC_TEST=TRUE	JTAG_NB_TRST_L	20 30
1278	FUNC_TEST=TRUE	TP_JTAG_VESTA_TDI	30 43
1279	FUNC_TEST=TRUE	TP_JTAG_VESTA_TDO	30 43
1280	FUNC_TEST=TRUE	TP_JTAG_VESTA_TCK	30 43 47
1281	FUNC_TEST=TRUE	TP_JTAG_VESTA_TMS	30 43 47
1282	FUNC_TEST=TRUE	TP_JTAG_VESTA_TRST_L	30 43 47
1283	FUNC_TEST=TRUE	JTAG_CPU_TCK	30 43
1284	FUNC_TEST=TRUE	JTAG_CPU_TDI	30 43
1285	FUNC_TEST=TRUE	JTAG_CPU_TDO	30 43 47
1286	FUNC_TEST=TRUE	JTAG_CPU_TMS	30 43
1287	FUNC_TEST=TRUE	JTAG_CPU_TRST_L	43 47

FUNC TEST 2 OF 2
 SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE NONE	D	DRAWING NUMBER 051-6790	REV. 08
			SHEET 9 OF 154	

1.8V VOLTAGE REGULATOR



1.8V Vreg
 SYNC_MASTER=M23-PC SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	11 OF	154
NONE			


KODIAK CORE VOLTAGE REGULATOR

NOTE:

IRU3037ACS VREF=0.8VDC
 $V_{OUT}=V_{REF} * (R_{1203}+R_{1205})/R_{1205}=1.30VDC$


LOAD FROM POWER BUDGET
 8.5A PEAK CURRENT DRAW
 7.2A CONTINUOUS CURRENT DRAW

1.35V R1205=2.87K
 1.30V R1205=3.24K
 1.25V R1205=4.02K



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35381145	1	MM1571FN	U1270	CRITICAL	

PP1V5_PWRON PULSAR



1.5V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	12 OF	154
NONE			

PP1V2_ALL VOLTAGE REGULATOR




NOTE:
 SET OUTPUT=1.22-1.23V
 IRU3037ACS VREF=0.8VDC
 $VOUT=VREF * (R1003+R1005)/R1005=1.22-1.23VDC$

POWER BUDGET CURRENT OF TOTAL RAILS
 3.2A PEAK
 2.6A CONTINUOUS

PP1V2_PWRON FET SWITCH


PEAK CURRENT 1.3A
 1.0A CONTINUOUS



PP1V2_PWRON COMES UP BEFORE GPU_POWERUP_L SO THAT SHASTA CORE GETS POWER BEFORE ANYTHING ELSE

PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT



1.2V Vreg
 SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	13 OF 154	
NONE			

PP2V5_ALL VOLTAGE REGULATOR


NOTE:
 SET OUTPUT=2.5V
 IRU3037CS VREF=1.24VDC
 $V_{OUT} = V_{REF} * (R_{1581} + R_{1582}) / R_{1582} + 1 = 5.505VDC$

POWER BUDGET CURRENT OF TOTAL RAILS
 0.2A PEAK
 0.1A CONTINUOUS



PP2V5_PWRON FET SWITCH PEAK CURRENT 0.1A

PP2V5_RUN FET SWITCH PEAK CURRENT 0.1A



2.5V Vreg


SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	15 OF	154
NONE			



5V & 3.3V Fets

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	16 OF 154	
NONE			


Page Notes

Power aliases required by this page:


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- VESTA1V2_BURST / VESTA1V2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

VESTA JTAG



M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS



Vesta Core / Misc


SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	17 OF		154



D
C
B
A

D
C
B
A

KODIAK CORE & BYPASS
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Thu May 19 14:08:53 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PAGE 19


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	19 OF 154

D
C
B
A

D
C
B
A


SHASTA ALIASES

PCI_RESET_L IS AN 'AND' OF SB_PCI_RESET_L (SB)
AND SYS_IO_RESET_L (SMU)




SHASTA JTAG

THESE PINS HAVE INTERNAL PULLUPS OR PULLDOWNS




SHASTA GPIO TERMINATIONS (SOME OF THESE ARE NOSTUFF ON PAGE 24)




KODIAK ALIASES


KODIAK JTAG_TRST PULLED HIGH
TO ALLOW SMU DEBUG ACCESS



C2055 ADDED FOR KODIAK RAM DECOUPLING
PAGE 58 IS SHORT ONE CAP




NB_OVERTEMP



NEED TO CHECK ALL I2C ADDRESSES

POWER/TEST/MISC



NOTE:
PMR_CLK_STOP CAN BE USED TO STOP ALL CLOCKS IN KODIAK
USED FOR DEBUG
PLACE R2012 IN AN ACCESSIBLE LOCATION

KODIAK & SHASTA MISC

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	20		154

Page Notes


Power aliases required by this page:
 - =PP3V3_PWRON_SB_PCI64 (VIO1) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB_PCI32 (VIO2) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB
 - =PP2V5_PWRON_SB
 - =PP1V2_PWRON_SB_VCORE

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Power Sequencing:
 Must power Shasta VCore rail before any other Shasta supplies.



U2300 SHASTA
 V1.1 BGA-LF
 (1 OF 8)

POWER
 SEE_TABLE


Shasta max (est 06/30/03) current:

DIGITAL	- 1.2V - 950 mA (1175 mW)
ANALOG12	- 1.2V - 600 mA (760 mW)
VDDP	- 2.5V - 100 mA (250 mW)
I/O 2.5	- 2.5V - 20 mA (60 mW)
I/O 3.3	- 3.3V - 220 mA (770 mW)
Total:	3015 mW

Shasta Core Power		
SYNC_MASTER=Q63	SYNC_DATE=05/18/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		23	154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB_DTI 24 147
I2S0_TO_DEV		I2S0_SB_TO_DEV DTO 24 147
I2S0_TO_DEV	AUDIO	I2S0_MCLK 24 154
I2S0_BIDIR		I2S0_BITCLK 24 147
I2S0_BIDIR		I2S0_SYNC 24 147
I2S1_TO_SB		I2S1_DEV_TO_SB_DTI 8 24
I2S1_TO_DEV		I2S1_SB_TO_DEV DTO 8 24
I2S1_TO_DEV	0.25mm SPACING	I2S1_MCLK 8 24
I2S1_BIDIR		I2S1_BITCLK 8 24
I2S1_BIDIR		I2S1_SYNC 8 24
I2S2_TO_SB		I2S2_DEV_TO_SB_DTI 24 154
I2S2_TO_DEV		I2S2_SB_TO_DEV DTO 24 154
I2S2_TO_DEV	0.25mm SPACING	I2S2_MCLK 24 154
I2S2_BIDIR		I2S2_BITCLK 24 154
I2S2_BIDIR		I2S2_SYNC 24 154
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALI 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO R 24
SB_CLK25M_ATA	0.38mm SPACING	SB_CLK25M_SATA 24 26
	P3MM SPACING	NB_TO_SB INT 24
	P3MM SPACING	SB_CPU_A0 INT L 24
	P3MM SPACING	SB_CPU_A1 INT L 24
	P3MM SPACING	SB_CPU_B0 INT L 24
	P3MM SPACING	SB_CPU_B1 INT L 24
	P3MM SPACING	PCI AIRPORT INT L 24 131
	P3MM SPACING	PCI USB2 INT L 24 122
	P3MM SPACING	I2S0 RESET L 24 147
	P3MM SPACING	I2S1 RESET L 8 24
	P3MM SPACING	I2S2 RESET L 24 154
	P3MM SPACING	MB_SLOT_RESET L 24
	P3MM SPACING	NB_SLOT_RESET L 20 24
	P3MM SPACING	SB_CPU_A0_SRESET L 24 56
	P3MM SPACING	SB_CPU_A1_SRESET L 24 56
	P3MM SPACING	SB_CPU_B0_SRESET L 24 56
	P3MM SPACING	SB_CPU_B1_SRESET L 24 56




Page Notes

Power aliases required by this page:
 - _PP3V3_PCI - _PP3V3_PWRON_SB
 - _PP2V5_PWRON_SB - _PP2V5_PWRON_SB

Signal aliases required by this page: (NONE)


BOM options provided by this page:
 - PCI_64BIT: Configures Shasta for 64-bit PCI
 NOTE: XGC required for Shasta GPIOs
 - MPIC_NB/MPIC_SB: Selects whether Northbridge or Southbridge MPIC will be used for interrupt controller.




NorthBridge / SouthBridge MPIC Routing

147 24 I2S0_DEV_TO_SB_DTI	RP2410	3	6	33	I2S0_SB_TO_DEV DTO R	WT
147 24 I2S0_SB_TO_DEV DTO	RP2410	4	5	33	I2S0_MCLK R	US
154 24 I2S0_MCLK	RP2420	1	8	33	I2S0_BITCLK R	AA
147 24 I2S0_BITCLK	RP2410	2	7	33	I2S0_SYNC R	YF
147 24 I2S0_SYNC	RP2410	2	7	33	I2S0_SYNC R	YF
24 8 I2S1_DEV_TO_SB_DTI	RP2420	3	6	33	I2S1_SB_TO_DEV DTO R	WT
24 8 I2S1_SB_TO_DEV DTO	RP2420	3	6	33	I2S1_MCLK R	US
24 8 I2S1_MCLK	RP2430	2	7	33	I2S1_BITCLK R	AA
24 8 I2S1_BITCLK	RP2430	2	7	33	I2S1_BITCLK R	AA
24 8 I2S1_SYNC	RP2410	1	8	33	I2S1_SYNC R	YF
24 8 I2S1_SYNC	RP2410	1	8	33	I2S1_SYNC R	YF
24 8 I2S1_RESET L	RP2410	1	8	33	I2S1_RESET L	YF
154 24 I2S2_DEV_TO_SB_DTI	RP2430	4	5	33	I2S2_SB_TO_DEV DTO R	WT
154 24 I2S2_SB_TO_DEV DTO	RP2430	4	5	33	I2S2_MCLK R	US
154 24 I2S2_MCLK	RP2420	1	8	33	I2S2_BITCLK R	AA
154 24 I2S2_BITCLK	RP2420	1	8	33	I2S2_BITCLK R	AA
154 24 I2S2_SYNC	RP2430	1	8	33	I2S2_SYNC R	YF
154 24 I2S2_SYNC	RP2430	1	8	33	I2S2_SYNC R	YF
154 24 I2S2_RESET L	RP2430	1	8	33	I2S2_RESET L	YF


SHASTA SYS IO RESET L




PLACE R2402 CLOSE TO SHASTA



SPEC SHOWS LOAD CAPACITANCE OF 16PF FOR 197S0004



LAST MODIFIED=Thu May 19 14:08:57 2005



Shasta Serial / Misc

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING NUMBER D 051-6790	REV. 08
	SCALE NONE
SHEET 24	OF 154



PULSAR2 POWER

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHEET 25	OF 154

PLACE ALL 0-OHM SERIES RESISTORS
ON THIS PAGE NEAR PULSAR



QUASAR CLOCKS ARE RESISTOR DIVIDED DOWN
TO 1.8V ON QUASAR PAGES

LAST MODIFIED: APR 24, 04

PULSAR2 CLOCKS

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		26	154

N/C ALIASES

N/C RAINIER CLOCKS

NC_CLK_RAI_REFCLK_66M == CLK_RAI_REFCLK_66M 26
 MAKE_BASE=TRUE

NC_CLK_RAI_GIGE_25MHZ == CLK_RAI_GIGE_25MHZ 26
 MAKE_BASE=TRUE

NC_CLK_RAI_200M_P<0> == CLK_RAI_200M_P<0> 26
 MAKE_BASE=TRUE

NC_CLK_RAI_200M_N<0> == CLK_RAI_200M_N<0> 26
 MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_P<0> == CLK_RAI_PCIEA_P<0> 26
 MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_N<0> == CLK_RAI_PCIEA_N<0> 26
 MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_P<0> == CLK_RAI_PCIEB_P<0> 26
 MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_N<0> == CLK_RAI_PCIEB_N<0> 26
 MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_P<0> == CLK_RAI_PCIEC_P<0> 26
 MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_N<0> == CLK_RAI_PCIEC_N<0> 26
 MAKE_BASE=TRUE

CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	497
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	498
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	499
26 PCI_CLK33M_SB_EXT_RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB	500

NOTE:
 ALL OTHER CLOCK CONTRAINTS ON THEIR
 RESPECTIVE BUS PAGES

26 PCI_CLK33M_USB2 == =PCI_CLK33M_USB2 122
 MAKE_BASE=TRUE

N/C CPUB CLOCKS

NC_CPU_TBEN_CLK == CPU_TBEN_CLK 26
 MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_P == EI_CPU_B_SYSCLK_P 26
 MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_N == EI_CPU_B_SYSCLK_N 26
 MAKE_BASE=TRUE


NC_CPU_B_APSYNC == CPU_B_APSYNC 26
 MAKE_BASE=TRUE

CPU_TBEN_CLK IS FOR Q63 ONLY
 IT IS THE INPUT TO THE AND GATE WHICH
 GENERATES CPUB AND CPUB_TBEN_CLK

N/C QUASAR CLOCKS

NC_RAM_ARB0_REF25MHZ == RAM_ARB0_REF25MHZ 26
 MAKE_BASE=TRUE

NC_RAM_ARB1_REF25MHZ == RAM_ARB1_REF25MHZ 26
 MAKE_BASE=TRUE



Pulsar Aliases		
SYNC_MASTER=FINO-ME	SYNC_DATE=05/18/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	27	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_CLK10M_XTAL	0.38MM SPACING	
SMU_CLK10M_XOUT	0.38MM SPACING	
SMU_CLK10M_XOUT_R	0.38MM SPACING	
RTC_CLK32K_XTAL	0.38MM SPACING	
RTC_CLK32K_X1	0.38MM SPACING	
RTC_CLK32K_X2	0.38MM SPACING	
SMU_IO_RESET_L	P3MM SPACING	
SYS_NORTH_RESET_L	0.25MM SPACING	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_RESET	0.25MM SPACING	
SMU_RESET	0.25MM SPACING	
SMU_RESET	P3MM SPACING	
SMU_RESET	P3MM SPACING	

SYS_NORTH_RESET_L	28 30
SYS_IO_RESET_L	24 30 119 122
CLOCK_RESET_L	24 28
SYS_RESET_BUTTON_L	28 29

Page Notes

Power aliases required by this page:
 - =PP3V3_ALL_SMU
 - =PP3V3_ALL_RTC
 - =PP3V3_PWRON_SMU
 - =PPVREF_SMU (SMU AVCC OR 2.5V REFERENCE)

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.


NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.

NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.


NOTE: Pinout matches SMU pinout v1.51.



Real Time Clock



SMU Pull-ups / pull-down



Alternate Functions


System Management Unit

Tower & Server			
Port		Port	
31 28	CPU VID<0>	6.0	SAT MRESET_L
31 28	CPU VID<1>	6.1	CPU A INSERTED_L
31 28	CPU VID<2>	6.2	CPU B INSERTED_L
31 28	I2C SMU CPU SDA IN	7.2	SMU_FAN_PWM8
31 28	I2C SMU CPU SCL IN	7.4	SMU_FAN_PWM9
31 28	I2C SMU A SDA IN	3.0	I2C_SMU_A_SDA
31 28	I2C SMU A SDA OUT_L	3.1	I2C_SMU_A_SCL
31 28	CPU VID<3>	6.3	SMU_FAN_RPM6
31 28	CPU VID<4>	6.4	SMU_FAN_RPM7
31 28	I2C SMU A_SCL_IN	3.2	NB_TDI
31 28	I2C SMU CPU SDA OUT_L	8.5	NB_TMS
31 28	I2C SMU CPU SCL_OUT_L	10.7	NB_TDO_SMU

System Management Unit
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	28	154	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11483921	1	RES, 39.2 OHM, 1%, 402	R2903	20_INCH_LCD

SMU SUPPLEMENTAL (2)
 SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	29 OF 154



SMU SUPPLEMENTAL (3)

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHEET 30 OF 154	

SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63) M23 NET NAME M23 SMU ALLOCATION Q63 NET NAME (SHARED PAGE)

Q63 NC'S THESE AS IT USES A SAT.

M23/M33 DOESN'T HAVE THOSE FANS.

Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE.
M23/M33 DOESN'T USE. P1.0 NC ON PG 7.

SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.

M23/M33 DOESN'T USE P1.4. NC ON PG 7.

CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE.
CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR?
CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE.
M23/M33 DOESN'T HAVE THIS FAN.

M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7.
M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.

M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.

Q63 USE OF P7.2 IS PWM FAN

SELECT BETWEEN CPU OR NB TMS AND TDO FROM/TO SMU

M23/M33 DOESN'T HAVE THIS FAN (P7.4)

M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.

M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.

Q63 USE OF P9.1 IS TACH 8.


SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.

M23/M33 HAS NO SLOTS.

M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
CPU_SENSE_I0	P0.0	
CPU_SENSE_V0	P0.1	
CPU_TEMPO	P0.2	
CPU_BYPASS	P0.3	
NC_SMU_FAN_RPM3	FAN_CNTRL0_4	SMU_FAN_RPM3
NC_SMU_FAN_RPM4	FAN_CNTRL0_5	SMU_FAN_RPM4
NC_SMU_FAN_RPM5	FAN_CNTRL0_6	SMU_FAN_RPM5
NC_SMU_SER_SEL	SMU_SCCL_SEL	SMU_SER_SEL
	CPU_SENSE_I1	
	CPU_SENSE_V1	
	CPU_TEMP1	
	PS1_3	
	PS1_4	
	POWERFAIL*	
NC_SMU_CPU_VID_LE0	CPU_VID_LE0	SMU_FAN_TACH9
NC_SYS_DOOR_AJAR_L	DOOR_AJAR*	SYS_DOOR_AJAR_L
NC_SMU_CPU_VID_LE1	CPU_VID_LE1	SMU_FAN_TACH6
NC_SMU_FAN_TACH7	FAN_TACH2_1	SMU_FAN_TACH7
	FAN_TACH2_2	
	FAN_TACH2_3	
	FAN_TACH2_4	
NC_SMU_FAN_TACH3	FAN_TACH2_5	SMU_FAN_TACH3
NC_SMU_FAN_TACH4	FAN_TACH2_6	SMU_FAN_TACH4
NC_SMU_FAN_TACH5	FAN_TACH2_7	SMU_FAN_TACH5
I2C_SMU_A_SDA	IIC_A_DAT	I2C_SMU_A_SDA_IN
I2C_SMU_A_SCL	IIC_A_CLK	I2C_SMU_A_SDA_OUT_L
SMU_JTAG_TDI	TDI	I2C_SMU_A_SCL_IN
SMU_JTAG_TCK	TCK	I2C_SMU_A_SCL_OUT_L
	IIC_E_DAT	
	IIC_E_CLK	
	DIAG_LED	
	OVERTEMP*	
	CPU_VID[0]	
	CPU_VID[1]	
	CPU_VID[2]	
	CPU_VID[3]	
	CPU_VID[4]	
	CPU_VID[5]	
	DEBUG_RXD	
	DEBUG_TXD	
	IIC_B_DAT	
	IIC_B_CLK	
SMU_CPU_NB_SEL	CPU_TMS	I2C_SMU_CPU_SDA_IN
	FAN_CNTRL7_3	
NC_I2C_SMU_CPU_SCL_IN	FAN_CNTRL7_4	I2C_SMU_CPU_SCL_IN
	FAN_CNTRL7_5	
	VDNAP2	
	FAN_CNTRL7_7	
	SYSTEM_LED	
	NB_RESET*	
	PME*	
SB_VDNAP0	VDNAP0	SB_CPU_VDNAP0_OR_QREQ_OR_SPDIF
	SLEWING*	
SMU_JTAG_TMS	NB_TMS	I2C_SMU_CPU_SDA_OUT_L
	POWERUP*	
	SLEEP	
	CLK_RESET*	
CPU_HRESET	CPU_HRESET	SMU_FAN_TACH8
	SMU_DOORBELL*	
	STOP_XTAL*	
	PS9_5	
	PS9_6	
NC_SLOT_TOTAL_PWR	SLOT_TOTAL_PWR	SYS_SLOT_PWR
	VDNAP1	
	IO_RESET*	
	SUSPEND_ACK*	
	SUSPEND_IO_ACK*	
	SUSPEND_REQ*	
	PWR_BUTTON*	
	RST_BUTTON*	
SMU_JTAG_TDO	TDO	I2C_SMU_CPU_SCL_OUT_L

CPU VID<0:5>

VID CONTROLLED BY SMU




SMU SUPPLEMENTAL (4)

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	31 OF 154



Fan 0, 1 & System Temp

SYNC_MASTER=F1NO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790 08	
SCALE	NONE	SHT	32 OF 154



FAN 2

HD TEMP SENSOR

ODD TEMP SENSOR

Fan 2 & HD Temp
 SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	REV.
NONE		33 OF	154

SMU AND NB I2C A BUS

SB I2C BUS

SMU I2C B BUS

SMU I2C E BUS

NB I2C C BUS

NB I2C B BUS

I2C Connections

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	39 OF 154



U1900
BGA
(7 OF 10)
PART 0
PWR/GND

KODIAK-ASTC-040812

LAST MODIFIED=Thu May 19 14:09:07 2005

KODIAK EI PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	41 OF		154

D

D

C


C

B

B

A

A



KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU PLEASE HAVE THE KODIAK TEAM REVIEW

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33


Q63 APPLICATION IS PP1V5 PWRON

CPU_CHKSTOP_L IS SHARED BY BOTH CPUS

PULL DOWN QREQS TO NB

KODIAK EI A		
SYNC_MASTER=Q63	SYNC_DATE=05/18/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		42	154



REMOVED BACKUP TERMINATION OPTIONS TO OPTIMIZE ROUTING.

CRITICAL
U4300
 CBGA
 (1 OF 3)
NEO-10S-REV2
1.8GHZ-76C

PG 49 & 52 HAVE MORE CAPS

QREQ_L AND SUSPENDREQ_L AND HACK
 SAME AS Q45

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0920	353S0867		U4310	PERICOM ANALOG SWITCH CRITICAL

CPU EI AND IO

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		43	154





PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU PLEASE HAVE THE KODIAK TEAM REVIEW

EI OUTPUT TO CPU B

EI INPUT FROM CPU B



U1900
IGA
(2 OF 10)
API-PROC B
KODIAK-ASIC-040812




KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

AP20	EI_CPU_B_TO_NB_AD<0>
AR20	EI_CPU_B_TO_NB_AD<1>
AR20	EI_CPU_B_TO_NB_AD<2>
AR20	EI_CPU_B_TO_NB_AD<3>
AL19	EI_CPU_B_TO_NB_AD<4>
AP19	EI_CPU_B_TO_NB_AD<5>
AR20	EI_CPU_B_TO_NB_AD<6>
AP18	EI_CPU_B_TO_NB_AD<7>
AL18	EI_CPU_B_TO_NB_AD<8>
AP18	EI_CPU_B_TO_NB_AD<9>
AP18	EI_CPU_B_TO_NB_AD<10>
AR18	EI_CPU_B_TO_NB_AD<11>
AP18	EI_CPU_B_TO_NB_AD<12>
AR18	EI_CPU_B_TO_NB_AD<13>
AP17	EI_CPU_B_TO_NB_AD<14>
AL17	EI_CPU_B_TO_NB_AD<15>
AR20	EI_CPU_B_TO_NB_AD<16>
AP20	EI_CPU_B_TO_NB_AD<17>
AR20	EI_CPU_B_TO_NB_AD<18>
AP19	EI_CPU_B_TO_NB_AD<19>
AR20	EI_CPU_B_TO_NB_AD<20>
AL20	EI_CPU_B_TO_NB_AD<21>
AR16	EI_CPU_B_TO_NB_AD<22>
AR16	EI_CPU_B_TO_NB_AD<23>
AL16	EI_CPU_B_TO_NB_AD<24>
AR16	EI_CPU_B_TO_NB_AD<25>
AP15	EI_CPU_B_TO_NB_AD<26>
AL15	EI_CPU_B_TO_NB_AD<27>
AP16	EI_CPU_B_TO_NB_AD<28>
AR14	EI_CPU_B_TO_NB_AD<29>
AL14	EI_CPU_B_TO_NB_AD<30>
AR14	EI_CPU_B_TO_NB_AD<31>
AP14	EI_CPU_B_TO_NB_AD<32>
AR14	EI_CPU_B_TO_NB_AD<33>
AR14	EI_CPU_B_TO_NB_AD<34>
AR14	EI_CPU_B_TO_NB_AD<35>
AP13	EI_CPU_B_TO_NB_AD<36>
AL13	EI_CPU_B_TO_NB_AD<37>
AR16	EI_CPU_B_TO_NB_AD<38>
AR15	EI_CPU_B_TO_NB_AD<39>
AP14	EI_CPU_B_TO_NB_AD<40>
AR14	EI_CPU_B_TO_NB_AD<41>
AR16	EI_CPU_B_TO_NB_AD<42>
AR17	EI_CPU_B_TO_NB_AD<43>


WE MAY NEED A DIFFERENT ELECTRICAL_CONSTRAINT_SET FOR CPU_A AND CPU_B.

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33



KODIAK EI B
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	44 154



NOTES

JTAG DRIVEN ON SMU PG 30
 QREQ PULLDOWNS ON Q63 SHARED PAGE
 SRESET DRIVEN ON PG 56
 INT DRIVEN BY KODIAK

4.7K RESISTORS FOR MANUFACTURING-TEST-TYPE PULLUPS OR PULLDOWNS.
 1K RESISTORS FOR IMPORTANT USE OR STRAPPING OPTIONS.

>= 1.8 GHZ *

SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4734	EI_3T01
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4718	EI_2T01

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4728	EI_2T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4712	EI_3T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4736	
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4720	NOSTUFF


SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4732	CPU_PLL_LOW
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4716	CPU_PLL_HIGH
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4732	CPU_PLL_MEDIUM
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4716	NOSTUFF

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4722	AVPRESET OFF
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4738	AVPRESET ON

* STUFF THESE ON M23.

PROCESSOR BUS CONFIGURATION



CPU STRAPS


SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	47 OF		154



CPU POWER AND BYPASS


SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	48 154



56 55 52 50 48 43 =PPVCORE_CPU

PROC DECOUPLING


SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHT 49 OF	154



VC PROCESSOR VOLTAGE SENSING

- CHOICE OF:
 1) VCORE PLANE SENSING
 2) KELVIN POINT SENSING



PHYSICAL CONSTRAINTS

	MIN LINE WIDTH	MIN NECK WIDTH	
VC OSCREF	0.25 MM	0.20 MM	4820
CPU VID_R<0..5>	0.25 MM	0.20 MM	4810
VC DACSTEP	0.25 MM	0.20 MM	4821
VC AGND	0.50 MM	0.20 MM	4822
VC BGOUT	0.25 MM	0.20 MM	4818
VC OS1	0.25 MM	0.20 MM	4823
VC OS2	0.25 MM	0.20 MM	4824
VC VCC	0.25 MM	0.25 MM	4831
VC OS_HUB	0.25 MM	0.20 MM	4825
VC OUTSEN	0.25 MM	0.20 MM	4826
VC OUTSEN_R	0.25 MM	0.20 MM	4827
VCORE_SENSE_GND	0.25 MM	0.20 MM	4828
VCORE_SENSE_VOUT	0.25 MM	0.20 MM	4829
VC_AUX1	0.25 MM	0.25 MM	4832
VC_AUX2	0.25 MM	0.25 MM	4833
VC_OUT1	0.45 MM	0.25 MM	4834
VC_OUT2	0.45 MM	0.25 MM	4835
VC_ERROUT	0.25 MM	0.20 MM	4836
VC_ERROUT_RC	0.25 MM	0.20 MM	4837
VC_OS_HUB_RC	0.25 MM	0.20 MM	4838
EI_REFCLK_AVDD	0.50 MM	0.08 MM	4840

CPU VCORE VREG			
SYNC_MASTER=M23-MS	SYNC_DATE=05/18/2005		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	50 OF 154	08

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

56 55 50 49 48 43 =PPVCORE_CPU

CRITICAL



CPU VCORE MORE BYPASS

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	OF
NONE		52	154

8

7

6

5

4

3

2

1

8

7

6

5


4

3

2

1

PROCESSOR AVDD VREG



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0671	1	IIC_MM1572FN, 2.5V, 150MA, REG, 5P SOT-25A	U5470	AVDD_2V5
353S0807	1	IIC_MM1572, 2.8V, 150MA, REG, 5P SOT-25A	U5470	AVDD_2V8

- ZH5400 HOLE-VIA 1
- ZH5401 HOLE-VIA 1
- ZH5402 HOLE-VIA 1
- ZH5403 HOLE-VIA 1
- ZH5404 HOLE-VIA 1
- ZH5405 HOLE-VIA 1
- ZH5406 HOLE-VIA 1
- ZH5407 HOLE-VIA 1
- ZH5408 HOLE-VIA 1
- ZH5409 HOLE-VIA 1
- ZH5410 HOLE-VIA 1
- ZH5411 HOLE-VIA 1
- ZH5412 HOLE-VIA 1
- ZH5413 HOLE-VIA 1
- ZH5414 HOLE-VIA 1
- ZH5415 HOLE-VIA 1
- ZH5416 HOLE-VIA 1
- ZH5417 HOLE-VIA 1
- ZH5418 HOLE-VIA 1
- ZH5419 HOLE-VIA 1
- ZH5420 HOLE-VIA 1
- ZH5421 HOLE-VIA 1
- ZH5422 HOLE-VIA 1
- ZH5423 HOLE-VIA 1
- ZH5424 HOLE-VIA 1
- ZH5425 HOLE-VIA 1
- ZH5426 HOLE-VIA 1
- ZH5427 HOLE-VIA 1
- ZH5428 HOLE-VIA 1
- ZH5429 HOLE-VIA 1
- ZH5430 HOLE-VIA 1
- ZH5431 HOLE-VIA 1
- ZH5432 HOLE-VIA 1
- ZH5433 HOLE-VIA 1
- ZH5434 HOLE-VIA 1
- ZH5435 HOLE-VIA 1
- ZH5436 HOLE-VIA 1
- ZH5437 HOLE-VIA 1
- ZH5438 HOLE-VIA 1
- ZH5439 HOLE-VIA 1
- ZH5440 HOLE-VIA 1
- ZH5441 HOLE-VIA 1
- ZH5442 HOLE-VIA 1
- ZH5443 HOLE-VIA 1
- ZH5444 HOLE-VIA 1
- ZH5445 HOLE-VIA 1
- ZH5446 HOLE-VIA 1
- ZH5447 HOLE-VIA 1
- ZH5448 HOLE-VIA 1
- ZH5449 HOLE-VIA 1
- ZH5450 HOLE-VIA 1
- ZH5451 HOLE-VIA 1
- ZH5452 HOLE-VIA 1
- ZH5453 HOLE-VIA 1
- ZH5454 HOLE-VIA 1
- ZH5455 HOLE-VIA 1
- ZH5456 HOLE-VIA 1
- ZH5457 HOLE-VIA 1
- ZH5458 HOLE-VIA 1
- ZH5459 HOLE-VIA 1
- ZH5460 HOLE-VIA 1
- ZH5461 HOLE-VIA 1
- ZH5462 HOLE-VIA 1
- ZH5463 HOLE-VIA 1
- ZH5464 HOLE-VIA 1
- ZH5465 HOLE-VIA 1
- ZH5466 HOLE-VIA 1
- ZH5467 HOLE-VIA 1
- ZH5468 HOLE-VIA 1
- ZH5469 HOLE-VIA 1
- ZH5470 HOLE-VIA 1
- ZH5471 HOLE-VIA 1

CPU AVDD VREG

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	54	154	

8

7

6

5


4

3


2

1


PROCESSOR TEMP SENSE (TDIODE EXCITATION CIRCUIT AND OPAMP)



PROCESSOR VCORE VOLTAGE SENSE




2.5V PRECISION VOLTAGE REFERENCE SOURCE




PHYSICAL CONSTRAINTS

	MIN LINE WIDTH	MIN NECK WIDTH
TD0 <1..4>	0.25 MM	0.25 MM
PP12V_CPU_R	0.60 MM	0.25 MM
TD0_CURRENT	0.25 MM	0.25 MM
TD0_BUFFERED	0.25 MM	0.25 MM
KP_V<1..2>	0.25 MM	0.25 MM
KP_V<1..2>	0.25 MM	0.25 MM
CPU_SENSE_KP_V	0.25 MM	0.25 MM
PP3V3_OPAMP	0.60 MM	0.25 MM
INA138_OUT	0.25 MM	0.25 MM
CPU_SENSE_I_R	0.25 MM	0.25 MM
CPU_SENSE_I	0.25 MM	0.25 MM
CPU_SENSE_V	0.25 MM	0.25 MM
CPU_TEMP	0.25 MM	0.20 MM
CPU_TEMP_R	0.25 MM	0.20 MM
AVDDVC_NOISE	0.25 MM	0.20 MM
AVDDVB_CONT	0.25 MM	0.20 MM
PP12V_CPU_R	0.60 MM	0.25 MM
DAGND	0.60 MM	0.25 MM

FMAX CONNECTOR



PROCESSOR VCORE CURRENT SENSE (USING 12V INPUT CURRENT TO DERIVE CPU CURRENT)



T, V, I SENSORS

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	55	154	

CONNECT PULSAR CLKS TO CPU/NB

56 43	EI CPU SYSCLK P	==	EI CPU A SYSCLK P	26
56 43	EI CPU SYSCLK N	MAKE_BASE=TRUE	EI CPU A SYSCLK N	26
56 43	EI CPU APSYNC	==	CPU A APSYNC	26
56 43	EI CPU TREN CLK	MAKE_BASE=TRUE	CPU A TREN CLK_US	26
56 43	EI NB APSYNC	==	NB APSYNC	26 43

CONNECT KODIAK EI A TO/FROM CPU

56 43	EI NB TO CPU CLK P	==	EI NB TO CPU A CLK P	42
56 43	EI NB TO CPU CLK N	MAKE_BASE=TRUE	EI NB TO CPU A CLK N	42
56 43	EI NB TO CPU AD<0..43>	MAKE_BASE=TRUE	EI NB TO CPU A AD<0..43>	42
56 43	EI NB TO CPU SR P<0..1>	MAKE_BASE=TRUE	EI NB TO CPU A SR P<0..1>	42
56 43	EI NB TO CPU SR N<0..1>	MAKE_BASE=TRUE	EI NB TO CPU A SR N<0..1>	42

56 43	EI CPU TO NB CLK P	==	EI CPU A TO NB CLK P	42
56 43	EI CPU TO NB CLK N	MAKE_BASE=TRUE	EI CPU A TO NB CLK N	42
56 43	EI CPU TO NB AD<0..43>	MAKE_BASE=TRUE	EI CPU A TO NB AD<0..43>	42
56 43	EI CPU TO NB SR P<0..1>	MAKE_BASE=TRUE	EI CPU A TO NB SR P<0..1>	42
56 43	EI CPU TO NB SR N<0..1>	MAKE_BASE=TRUE	EI CPU A TO NB SR N<0..1>	42

CONNECT CPU TO KODIAK QREQ A0

43	CPU TO NB QREQ L	==	CPU A0 TO NB QREQ L	42
----	------------------	----	---------------------	----

CONNECT CPU TO KODIAK QACK A0, NC OTHERWISE

43	CPU QACK L	==	CPU A0 QACK L	42
43	NC CPU A1 QACK L	MAKE_BASE=TRUE	CPU A1 QACK L	42
43	NC CPU B0 QACK L	MAKE_BASE=TRUE	CPU B0 QACK L	44
43	NC CPU B1 QACK L	MAKE_BASE=TRUE	CPU B1 QACK L	44

CONNECT CPU TO KODIAK/SHASTA INT A0, NC OTHERWISE

43	CPU INT L	==	CPU A0 INT R L	24 56
43	NC NB CPU A1 INT L	MAKE_BASE=TRUE	NB CPU A1 INT L	42
43	NC NB CPU B0 INT L	MAKE_BASE=TRUE	NB CPU B0 INT L	44
43	NC NB CPU B1 INT L	MAKE_BASE=TRUE	NB CPU B1 INT L	44

CONNECT CPU TO SHASTA SRESET A0, NC OTHERWISE


43	CPU SRESET L R	==	SB CPU A0 SRESET L	24 56
43	NOTUSED CPU A1 SRESET L	MAKE_BASE=TRUE	SB CPU A1 SRESET L	24 56
43	NOTUSED CPU B0 SRESET L	MAKE_BASE=TRUE	SB CPU B0 SRESET L	24 56
43	NOTUSED CPU B1 SRESET L	MAKE_BASE=TRUE	SB CPU B1 SRESET L	24 56

WIRE OUT KODIAK AND CPU SIGNALS FOR TP'S

9	TP NB B TRIGGER OUT	==	NB B TRIGGER OUT	44
9	TP NB A TRIGGER OUT	MAKE_BASE=TRUE	NB A TRIGGER OUT	44
9	TP CPU APSYNCOUT	MAKE_BASE=TRUE	CPU APSYNCOUT	43
9	TP CPU TRIGGER IN	MAKE_BASE=TRUE	CPU TRIGGER IN	43 47
9	TP CPU TRIGGER OUT	MAKE_BASE=TRUE	CPU TRIGGER OUT	43
9	NC PSRO	MAKE_BASE=TRUE	CPU PSRO	43
9	NC PSRO ENABLE	MAKE_BASE=TRUE	CPU PSRO ENABLE	43
9	TP CPU ATTENTION	MAKE_BASE=TRUE	CPU ATTENTION	43
9	NC CPU AFN	MAKE_BASE=TRUE	CPU AFN	43

REMEMBER TO UPDATE NO_TEST PROPERTIES ON PG 6

CPU CHKSTOP OR MCP TO NB



EI BUS AND SYCLK CONSTRAINT LABELS

	ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR	
56 43	EI CPU TO NB CLK P	EICNCLK	EI CPU TO NB CLK	EI CPU TO NB CLK	429
56 43	EI CPU TO NB CLK N	EICNCLK	EI CPU TO NB CLK	EI CPU TO NB CLK	429
56 43	EI CPU TO NB AD<0..21>	EICNCAD	EI CPU TO NB AD	EI CPU TO NB AD	431
56 43	EI CPU TO NB SR P<0..1>	EICNCSR	EI CPU TO NB AD	EI CPU TO NB AD	434
56 43	EI CPU TO NB SR N<0..1>	EICNCSR	EI CPU TO NB AD	EI CPU TO NB AD	434
56 43	EI NB TO CPU CLK P	EINCCCLK	EI NB TO CPU CLK	EI NB TO CPU CLK	439
56 43	EI NB TO CPU CLK N	EINCCCLK	EI NB TO CPU CLK	EI NB TO CPU CLK	439
56 43	EI NB TO CPU AD<0..43>	EINCCAD	EI NB TO CPU AD	EI NB TO CPU AD	435
56 43	EI NB TO CPU SR P<0..1>	EINCCAD	EI NB TO CPU AD	EI NB TO CPU AD	435
56 43	EI NB TO CPU SR N<0..1>	EINCCAD	EI NB TO CPU AD	EI NB TO CPU AD	435
56	EI NB APSYNC	EIPNAPSNC	EI NB TO CPU AD	EI NB TO CPU AD	438
56 43	EI CPU APSYNC	EIPCAPSNC	EI NB TO CPU AD	EI NB TO CPU AD	438
56 43	EI CPU SYSCLK P	EIPCSYSCLK	EI NB TO CPU CLK	EI NB TO CPU CLK	440
56 43	EI CPU SYSCLK N	EIPCSYSCLK	EI NB TO CPU CLK	EI NB TO CPU CLK	440
56 43	EI NB SYSCLK P	EIPNSYSCLK_P	EI NB TO CPU CLK	EI NB TO CPU CLK	440
56 43	EI NB SYSCLK N	EIPNSYSCLK_N	EI NB TO CPU CLK	EI NB TO CPU CLK	440
56 43	EI CPU TO NB AD<22>	EICNCAD_PP	EI CPU TO NB AD	EI CPU TO NB AD	435
56 43	EI CPU TO NB AD<23..43>	EICNCAD	EI CPU TO NB AD	EI CPU TO NB AD	435


NC KODIAK EI B OUTPUT PORT

43	NC EI NB TO CPU B CLK P	==	EI NB TO CPU B CLK P	44
43	NC EI NB TO CPU B CLK N	MAKE_BASE=TRUE	EI NB TO CPU B CLK N	44
43	NC EI NB TO CPU B AD<0..43>	MAKE_BASE=TRUE	EI NB TO CPU B AD<0..43>	44
43	NC EI NB TO CPU B SR P<0..1>	MAKE_BASE=TRUE	EI NB TO CPU B SR P<0..1>	44
43	NC EI NB TO CPU B SR N<0..1>	MAKE_BASE=TRUE	EI NB TO CPU B SR N<0..1>	44

NC KODIAK EI B INPUT PORT


44	NC EI CPU B TO NB CLK P	==	EI CPU B TO NB CLK P	44
44	NC EI CPU B TO NB CLK N	MAKE_BASE=TRUE	EI CPU B TO NB CLK N	44
44	NC EI CPU B TO NB AD<0..43>	MAKE_BASE=TRUE	EI CPU B TO NB AD<0..43>	44
44	NC EI CPU B TO NB SR P<0..1>	MAKE_BASE=TRUE	EI CPU B TO NB SR P<0..1>	44
44	NC EI CPU B TO NB SR N<0..1>	MAKE_BASE=TRUE	EI CPU B TO NB SR N<0..1>	44

PULLUPS FOR SRESET'S FROM SHASTA



SRESET LEVEL-TRANSLATOR AND TWO-WAY GLITCH PROTECT

BUFFER LEVEL-SHIFTS SHASTA'S 3.3V PUSH-PULL SIGNAL TO CPU FOR FAST RISE/FALL TRANSITIONS. BUFFER HIGH-Z'S OUTPUT WHEN PROC VCORE NOT POWERED BUT OVDD IS, TO PROTECT OVDD-LEVEL OUTPUT FROM CPU SRESET PIN.




CPU ALIASES & MISC

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE NONE	DRAWING NUMBER D 051-6790	REV. 08
		SHT 56	OF 154




U1900
BGA
PART 1
(8 OF 10)
PWR/GND

KODIAK-ASIC-040812

Q63: SEE P.20 FOR MORE DECOUPLING CAPS FOR THESE PINS.

KODIAK NBMEM PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	58		154



Kodiak 128bit CS/CKE/ODT mapping (Q63 style)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	1	1	0	onboard DRAM	0:63
A1	1	1	1	*unused*	0:63
B2	8	0	4	J6700 rank 1	64:127
B3	9	1	4	J6700 rank 2	64:127
C4	2	2	1	*unused*	0:63
C5	3	2	1	*unused*	0:63
D6	10	2	5	*unused*	64:127
D7	11	2	5	*unused*	64:127
E8	5	5	2	*unused*	0:63
E9	5	5	2	*unused*	0:63
F10	13	4	6	*unused*	64:127
F11	14	4	6	*unused*	64:127
G12	6	6	3	*unused*	0:63
G13	6	6	3	*unused*	0:63
H14	14	6	7	*unused*	64:127
H15	15	6	7	*unused*	64:127

Kodiak 128bit CS/CKE/ODT mapping (v1.1 only)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	1	1	0	onboard DRAM	0:63
A1	1	1	1	*unused*	0:63
B2	4	4	2	J6700 rank 1	64:127
B3	5	5	2	J6700 rank 2	64:127
C4	3	3	1	*unused*	0:63
D6	10	3	3	*unused*	64:127
D7	6	7	-	*unused*	64:127

DQ/DQS OKAY TO TIE TO GROUND FOR THERMALS

PLACE CLOSE TO KODIAK PIN WITHIN 20MIL FROM VIA FOR EACH VREF


Kodiak Memory Dq/Ctl

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	NONE	SHEET OF	59	REV.	08
	D		051-6790		

KODIAK MEMORY INTERFACE




ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
RAM_CLKA_P	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP
RAM_CLKA_N	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP
RAM_DIMM_A_CLK_P0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_N0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_P1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_N1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_P2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP
RAM_DIMM_A_CLK_N2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP
RAM_ONBOARD_CLK_P0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_N0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_P2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_N2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_P4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_N4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_P6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP
RAM_ONBOARD_CLK_N6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP
RAM_CLK_FBIN_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP
RAM_CLK_FBIN_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP
RAM_CLK_FBOUT_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP
RAM_CLK_FBOUT_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP
RAM_DQ<7..0>	RAM_DQS0_EC	RAM_CAD	RAM_DQS_0_DP
RAM_DQS_P<0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS_0_DP
RAM_DQS_N<0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS_0_DP
RAM_DQ<15..8>	RAM_DQS1_EC	RAM_CAD	RAM_DQS_1_DP
RAM_DQS_P<1>	RAM_DQS1_EC	RAM_DQS	RAM_DQS_1_DP
RAM_DQS_N<1>	RAM_DQS1_EC	RAM_DQS	RAM_DQS_1_DP
RAM_DQ<23..16>	RAM_DQS2_EC	RAM_CAD	RAM_DQS_2_DP
RAM_DQS_P<2>	RAM_DQS2_EC	RAM_DQS	RAM_DQS_2_DP
RAM_DQS_N<2>	RAM_DQS2_EC	RAM_DQS	RAM_DQS_2_DP
RAM_DQ<31..24>	RAM_DQS3_EC	RAM_CAD	RAM_DQS_3_DP
RAM_DQS_P<3>	RAM_DQS3_EC	RAM_DQS	RAM_DQS_3_DP
RAM_DQS_N<3>	RAM_DQS3_EC	RAM_DQS	RAM_DQS_3_DP
RAM_DQ<39..32>	RAM_DQS4_EC	RAM_CAD	RAM_DQS_4_DP
RAM_DQS_P<4>	RAM_DQS4_EC	RAM_DQS	RAM_DQS_4_DP
RAM_DQS_N<4>	RAM_DQS4_EC	RAM_DQS	RAM_DQS_4_DP
RAM_DQ<47..40>	RAM_DQS5_EC	RAM_CAD	RAM_DQS_5_DP
RAM_DQS_P<5>	RAM_DQS5_EC	RAM_DQS	RAM_DQS_5_DP
RAM_DQS_N<5>	RAM_DQS5_EC	RAM_DQS	RAM_DQS_5_DP
RAM_DQ<55..48>	RAM_DQS6_EC	RAM_CAD	RAM_DQS_6_DP
RAM_DQS_P<6>	RAM_DQS6_EC	RAM_DQS	RAM_DQS_6_DP
RAM_DQS_N<6>	RAM_DQS6_EC	RAM_DQS	RAM_DQS_6_DP
RAM_DQ<63..56>	RAM_DQS7_EC	RAM_CAD	RAM_DQS_7_DP
RAM_DQS_P<7>	RAM_DQS7_EC	RAM_DQS	RAM_DQS_7_DP
RAM_DQS_N<7>	RAM_DQS7_EC	RAM_DQS	RAM_DQS_7_DP
RAM_DQ<71..64>	RAM_DQS8_EC	RAM_CAD	RAM_DQS_8_DP
RAM_DQS_P<8>	RAM_DQS8_EC	RAM_DQS	RAM_DQS_8_DP
RAM_DQS_N<8>	RAM_DQS8_EC	RAM_DQS	RAM_DQS_8_DP
RAM_DQ<79..72>	RAM_DQS9_EC	RAM_CAD	RAM_DQS_9_DP
RAM_DQS_P<9>	RAM_DQS9_EC	RAM_DQS	RAM_DQS_9_DP
RAM_DQS_N<9>	RAM_DQS9_EC	RAM_DQS	RAM_DQS_9_DP
RAM_DQ<87..80>	RAM_DQS10_EC	RAM_CAD	RAM_DQS_10_DP
RAM_DQS_P<10>	RAM_DQS10_EC	RAM_DQS	RAM_DQS_10_DP
RAM_DQS_N<10>	RAM_DQS10_EC	RAM_DQS	RAM_DQS_10_DP
RAM_DQ<95..88>	RAM_DQS11_EC	RAM_CAD	RAM_DQS_11_DP
RAM_DQS_P<11>	RAM_DQS11_EC	RAM_DQS	RAM_DQS_11_DP
RAM_DQS_N<11>	RAM_DQS11_EC	RAM_DQS	RAM_DQS_11_DP
RAM_DQ<103..96>	RAM_DQS12_EC	RAM_CAD	RAM_DQS_12_DP
RAM_DQS_P<12>	RAM_DQS12_EC	RAM_DQS	RAM_DQS_12_DP
RAM_DQS_N<12>	RAM_DQS12_EC	RAM_DQS	RAM_DQS_12_DP
RAM_DQ<111..104>	RAM_DQS13_EC	RAM_CAD	RAM_DQS_13_DP
RAM_DQS_P<13>	RAM_DQS13_EC	RAM_DQS	RAM_DQS_13_DP
RAM_DQS_N<13>	RAM_DQS13_EC	RAM_DQS	RAM_DQS_13_DP
RAM_DQ<119..112>	RAM_DQS14_EC	RAM_CAD	RAM_DQS_14_DP
RAM_DQS_P<14>	RAM_DQS14_EC	RAM_DQS	RAM_DQS_14_DP
RAM_DQS_N<14>	RAM_DQS14_EC	RAM_DQS	RAM_DQS_14_DP
RAM_DQ<127..120>	RAM_DQS15_EC	RAM_CAD	RAM_DQS_15_DP
RAM_DQS_P<15>	RAM_DQS15_EC	RAM_DQS	RAM_DQS_15_DP
RAM_DQS_N<15>	RAM_DQS15_EC	RAM_DQS	RAM_DQS_15_DP
RAM_DQ_R<127..0>		RAM_CAD	
RAM_DQS_P_R<15..0>		RAM_DQS	
RAM_DQS_N_R<15..0>		RAM_DQS	
RAM_A<15..14>	RAM_A_CTL_EC	RAM_CAD	
RAM_A<13..0>	RAM_A_CTL_EC	RAM_CAD	
RAM_BA<1..0>	RAM_A_CTL_EC	RAM_CAD	
RAM_BA<2>	RAM_A_CTL_1_EC	RAM_CAD	
RAM_RAS_L	RAM_A_CTL_EC	RAM_CAD	
RAM_CAS_L	RAM_A_CTL_EC	RAM_CAD	
RAM_WE_L	RAM_A_CTL_EC	RAM_CAD	
RAM_A_R<15..0>		RAM_CAD	
RAM_BA_R<2..0>		RAM_CAD	
RAM_RAS_L_R		RAM_CAD	
RAM_CAS_L_R		RAM_CAD	
RAM_WE_L_R		RAM_CAD	

RAM_CLK PRIMARY SPACING SET BASED ON DIFF IMPEDANCE
 RAM_CLK LINE-LINE SPACING SET TO 15MIL
 TOTAL LENGTH TOLERANCE = 20PS = 2.82MM
 RAM_CAD SPACING IS 10MIL

Parallel Term
 SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET	OF	
NONE	61	154	




Main Memory Clock Buffer

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	62	154	




MEMORY ADDR BRANCHING

SYNC_MASTER=FINO-EG SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	63	154	






PLACE CAPS CLOSE TO VDD/VDDQ PINS OF DIMM SOCKET

1	C6701	2.2UF	20%	0.30	603	2	C6702	0.22UF	20%	0.40	402	3	C6703	0.22UF	20%	0.30	603	4	C6704	0.22UF	20%	0.40	402	5	C6705	0.22UF	20%	0.30	603	6	C6706	0.22UF	20%	0.40	402	7	C6707	0.22UF	20%	0.30	603	8	C6708	0.22UF	20%	0.40	402	9	C6709	0.22UF	20%	0.30	603	10	C6710	0.22UF	20%	0.40	402	11	C6711	0.22UF	20%	0.30	603	12	C6712	0.22UF	20%	0.40	402	13	C6713	0.22UF	20%	0.30	603	14	C6714	0.22UF	20%	0.40	402	15	C6719	0.22UF	20%	0.30	603	16	C6721	0.22UF	20%	0.40	402	17	C6722	0.22UF	20%	0.30	603
---	-------	-------	-----	------	-----	---	-------	--------	-----	------	-----	---	-------	--------	-----	------	-----	---	-------	--------	-----	------	-----	---	-------	--------	-----	------	-----	---	-------	--------	-----	------	-----	---	-------	--------	-----	------	-----	---	-------	--------	-----	------	-----	---	-------	--------	-----	------	-----	----	-------	--------	-----	------	-----	----	-------	--------	-----	------	-----	----	-------	--------	-----	------	-----	----	-------	--------	-----	------	-----	----	-------	--------	-----	------	-----	----	-------	--------	-----	------	-----	----	-------	--------	-----	------	-----	----	-------	--------	-----	------	-----


Memory Dimm A
 SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	67		154


ONBOARD MEMORY SHOULD FOLLOW SPEC FOR RAW CARD VERSION A



VIAS FOR ECC STUB





VIAS FOR ECC STUB



MLB Mem Series Term
 SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		68	154






On-Board DDR SDRAM

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHEET 70	OF 154



KODIAK PCI-E X16
 SYNC_MASTER=063 SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Thu May 19 14:09:36 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
33880239	1	IC,RV370 XT, GRAPHICS CTRL	U8400	RV370XT
33880244	1	IC,RV380 XT, GRAPHICS CTRL	U8400	RV380XT

REMOVED COMPLIANCE TEST POINTS
 FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
 (THIS IS ALLOWED FOR CHIP TO CHIP PCIE)
 CAP PAD CAN BE USED FOR COMPLIANCE TEST




GPU PCIe		
SYNC_MASTER=FINO-DD	SYNC_DATE=MASTER	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		84	154

GPU VCORE VREG

NOTE:
 SET OUTPUT = 1.25V +/- 2% FOR RV370 XT
 1.30V +/- 2% FOR RV380 XT
 IRU3037ACS VREF = 0.8 VDC
 $V_{OUT} = V_{REF} * (R8503 + R8505) / R8505$ M23=1.250V
 M33=1.295V
 PEAK CURRENT OF PPVCORE_GPU
 7.2A WITH RV370 XT
 8.3A WITH RV380 XT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480291	1	RES, 5.62K OHM, 1/16W, 1%, 0402	R8503	RV370XT
11480295	1	RES, 6.19K OHM, 1/16W, 1%, 0402	R8503	RV380XT


GPU 1.7V VDDC_CT

GPU 1.20V PCIE PVDD




GPU 1.80V TPVDD

GPU 2.5V A2VDD



GPU 1.8V VREG



Graphics Vregs

SYNC_MASTER=M23-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
 PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD

THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
 HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
 POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHEET	OF
		85	154



U8400
RV370XT
 BGA
 (2 OF 5)
 OMIT
 CORE POWER

GPU Core Power


SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	86 OF		154



GPU Frame Buffer

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SCALE	DRAWING NUMBER	REV.
NONE	D 051-6790	08
	SHT	OF
	87	154




APPLE COMPUTER INC.

FRAME BUFFER A TERMINATION





PLACE R'S CLOSE TO MEMORY



PLACE CLOCK TERMINATION AFTER MEMORY
GPU -> MEMORY -> TERMINATION



FRAME BUFFER B TERMINATION



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
88 87	_FBD<127..0>			<4391
88 89 88 4	_RFBD<127..0>	GPU_FR	GPU_FR	<4392
88 87	_FBA<13..0>	GPU_FR	GPU_FR	<4393
88 87	_FBBA<13..0>	GPU_FR	GPU_FR	<4394
88 87	_FBDQM<15..0>	GPU_FR	GPU_FR	<4395
88 87	_FBDQS<15..0>	GPU_FR	GPU_FBDQS	<4396
88 87	_FBARAS L	GPU_FR	GPU_FR	<4397
88 87	_FBACAS L	GPU_FR	GPU_FR	<4398
88 87	_FBAWE L	GPU_FR	GPU_FR	<4399
88 87	_FBACSO L	GPU_FR	GPU_FR	<4400
88 87	_FBACKE	GPU_FR	GPU_FR	<4401
88 87	_FBBRAS L	GPU_FR	GPU_FR	<4402
88 87	_FBBCAS L	GPU_FR	GPU_FR	<4403
88 87	_FBBWE L	GPU_FR	GPU_FR	<4404
88 87	_FBBCSO L	GPU_FR	GPU_FR	<4405
88 87	_FBBCKE	GPU_FR	GPU_FR	<4406











	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
88 88 87	_FBACLK0	GPU_FBCLK	GPU_FBCLK	<4407
88 88 87	_FBACLK0 L	GPU_FBCLK	GPU_FBCLK	<4408
88 88 87	_FBACLK1	GPU_FBCLK	GPU_FBCLK	<4409
88 88 87	_FBACLK1 L	GPU_FBCLK	GPU_FBCLK	<4410
88 88 87	_FBCLK0	GPU_FBCLK	GPU_FBCLK	<4411
88 88 87	_FBCLK0 L	GPU_FBCLK	GPU_FBCLK	<4412
88 88 87	_FBCLK1	GPU_FBCLK	GPU_FBCLK	<4413
88 88 87	_FBCLK1 L	GPU_FBCLK	GPU_FBCLK	<4414

FB Series Termination

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	88	154	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM A
 SYNC_MASTER=FINO-DD SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET OF		
NONE	89		154



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM B

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE




II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
	D 051-6790	08
SCALE	SHEET OF	
NONE	90 OF 154	

APPLE COMPUTER INC.

ATI STRAPS




MEMORY STRAPS




GPIO<7> - MEMORY DIE REVISION
 0 - ORIGINAL DIE REVISION
 1 - NEW (FUTURE) DIE REV
 GPIO<10> - MEMORY VENDOR
 0 - SAMSUNG
 1 - HYNIX
 GPIO<14> - MEMORY DENSITY
 0 - 4MX32
 1 - 8MX32
 DVPDATA<3,4> - SPEED
 00 - 325E / 200M
 01 - 400E / 300M
 10 - 500E / 350M
 11 - RESERVED FOR FUTURE USE

APPLE GPIOS



GPU Straps
 SYNC_MASTER=FINO-DD SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		92	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480131	1	RES, 130 OHM, 1/16W, 1%, 0402	R9373	RV370XT
11480134	1	RES, 140 OHM, 1/16W, 1%, 0402	R9373	RV380XT

GPU DVI & DACs


SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET	OF	
NONE	93	154	

INTERNAL LCD





PLACE R9600-R9604, C9600 AS CLOSE TO GPU AS POSSIBLE


PLACE FILTER CLOSE TO TMD5 CONNECTOR




PANEL POWER SEQUENCING







INTERNAL TMD5 CONNECTOR



INVERTER INTERFACE



EXTERNAL VGA CONNECTOR



TMD5/Inverter/ExtVGA

SYNC_MASTER=M23-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		96	154

PLANE-SPLIT AC RETURN PATHS
LOCATE EACH CAPACITOR SO THAT
THEY STRADDLE EACH PLANE SPLIT

KODIAK HT DECOUPLING
(LOCATE CLOSE TO PINS AS INDICATED)
(CAPACITORS ARE DOUBLED-UP WHERE POSSIBLE;E)



KODIAK HT16
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Thu May 19 14:09:51 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	OF
NONE		98	154

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

SIG_NAME	MAKE_BASE	DIFFERENTIAL_PAIR	EC_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE
98C3 HT NB TO MB CLK N<0>	HT NB TO SB CLK N<0>	TRUE	HT NB TO SB CLK	HT NB TO SB PP	HT CAD
98C3 HT NB TO MB CAD N<0>	HT NB TO SB CAD N<0>	TRUE	HT NB TO SB CAD0	HT NB TO SB PP	HT CAD
98C3 HT NB TO MB CAD N<1>	HT NB TO SB CAD N<1>	TRUE	HT NB TO SB CAD1	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD N<2>	HT NB TO SB CAD N<2>	TRUE	HT NB TO SB CAD2	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD N<3>	HT NB TO SB CAD N<3>	TRUE	HT NB TO SB CAD3	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD N<4>	HT NB TO SB CAD N<4>	TRUE	HT NB TO SB CAD4	HT NB TO SB	HT CAD
98B3 HT NB TO MB CAD N<5>	HT NB TO SB CAD N<5>	TRUE	HT NB TO SB CAD5	HT NB TO SB	HT CAD
98B3 HT NB TO MB CAD N<6>	HT NB TO SB CAD N<6>	TRUE	HT NB TO SB CAD6	HT NB TO SB	HT CAD
98B3 HT NB TO MB CAD N<7>	HT NB TO SB CAD N<7>	TRUE	HT NB TO SB CAD7	HT NB TO SB	HT CAD
98C7 HT NB TO MB CTL N<0>	HT NB TO SB CTL N<0>	TRUE	HT NB TO SB CTL0	HT NB TO SB	HT CAD
98C8 HT MB TO NB CLK N<0>	HT SB TO NB CLK N<0>	TRUE	HT SB TO NB CLK	HT SB TO NB PP	HT CAD
98C6 HT MB TO NB CAD N<0>	HT SB TO NB CAD N<0>	TRUE	HT SB TO NB CAD0	HT SB TO NB PP	HT CAD
98C6 HT MB TO NB CAD N<1>	HT SB TO NB CAD N<1>	TRUE	HT SB TO NB CAD1	HT SB TO NB	HT CAD
98C6 HT MB TO NB CAD N<2>	HT SB TO NB CAD N<2>	TRUE	HT SB TO NB CAD2	HT SB TO NB	HT CAD
98C6 HT MB TO NB CAD N<3>	HT SB TO NB CAD N<3>	TRUE	HT SB TO NB CAD3	HT SB TO NB	HT CAD
98C6 HT MB TO NB CAD N<4>	HT SB TO NB CAD N<4>	TRUE	HT SB TO NB CAD4	HT SB TO NB	HT CAD
98B6 HT MB TO NB CAD N<5>	HT SB TO NB CAD N<5>	TRUE	HT SB TO NB CAD5	HT SB TO NB	HT CAD
98B6 HT MB TO NB CAD N<6>	HT SB TO NB CAD N<6>	TRUE	HT SB TO NB CAD6	HT SB TO NB	HT CAD
98B6 HT MB TO NB CAD N<7>	HT SB TO NB CAD N<7>	TRUE	HT SB TO NB CAD7	HT SB TO NB	HT CAD
98C8 HT MB TO NB CTL N<0>	HT SB TO NB CTL N<0>	TRUE	HT SB TO NB CTL0	HT SB TO NB	HT CAD
987 NC HT MB TO NB CAD P<8..15>		TRUE			
987 NC HT MB TO NB CAD N<8..15>		TRUE			
987 TP HT MB TO NB CLK N<1>		TRUE			
987 TP HT MB TO NB CLK P<1>		TRUE			
987 NC HT NB TO MB CAD P<8..15>		TRUE			
987 NC HT NB TO MB CAD N<8..15>		TRUE			
987 NC HT NB TO MB CLK N<1>		TRUE			
987 NC HT NB TO MB CLK P<1>		TRUE			
98A8 26C2 HT NB REFCLK P<0>			HT NB REFCLK0	HT NB REFCLK	HT CLK
98A8 26C2 HT NB REFCLK N<0>			HT NB REFCLK0		HT CLK
98A8 HT NB P<0>			HT NBO		HT CLK
98A8 HT NB N<0>			HT NBO		HT CLK
98A8 HT NB REFCLK PF<0>			HT NB REFCLK F0		HT CLK
98A8 HT NB REFCLK NF<0>			HT NB REFCLK F0		HT CLK

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
98D5 PWR_HT_AVDD	0.4MM	0.2MM	2.5
98D4 PWR_HT_AVDD2	0.4MM	0.2MM	2.5
98C6 98C3 98A6 6D6 KOD_L15_GND	0.4MM	0.2MM	0
98A8 HT_NB_G KEEP DIFF CLOCK FROM BEING A SINGLE XNET			0

HT ALIASES

FINO-EG 05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT		
NONE	101	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	0.38mm SPACING	
HT_CLK66M_SB	0.38mm SPACING	
	P3MM SPACING	




Page Notes

Power aliases required by this page:
 =PP2V5_PWRON_HT
 =PP1V2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_HT_200M
 Stuffs resistor to select 200MHz HT 1/F.



← DETERMINES THE OPERATING FREQUENCY OF HT CORE
 1: THE HT SLAVE, HTGS AND THE HT SIDE OF THE PCI BRIDGES OPERATE AT 100 MHZ
 0: THE HT SLAVE, HTGS AND THE HT SIDE OF THE PCI BRIDGES OPERATE AT 200 MHZ

Shasta HyperTransport

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	103	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
		PCI AD<31..28>
		PCI AD<27>
		PCI AD<26..24>
		PCI AD<23>
		PCI AD<22>
		PCI AD<21>
		PCI AD<20>
		PCI AD<19..18>
		PCI AD<17>
		PCI AD<16..0>
		PCI CBE L<3..0>
		PCI PAR
		PCI DEVSEL L
		PCI FRAME L
		PCI IRDY L
		PCI TRDY L
		PCI STOP L
	P3MM SPACING	PCI_CLK66M_SB_INT

120 121 122 125	PCI AD<31..28>
120 121 122 125	PCI AD<27>
120 121 122 125	PCI AD<26..24>
120 121 122	PCI AD<23>
120 121 122	PCI AD<22>
120 121 122	PCI AD<21>
120 121 122 125	PCI AD<20>
120 121 122 125	PCI AD<19..18>
120 121 122 125	PCI AD<17>
120 121 122 125	PCI AD<16..0>
120 121 122	PCI CBE L<3..0>
120 121 122	PCI PAR
119 120 121 122	PCI DEVSEL L
119 120 121 122	PCI FRAME L
119 120 121 122	PCI IRDY L
119 120 121 122	PCI TRDY L
119 120 121 122	PCI STOP L
26 27 119	PCI_CLK66M_SB_INT

Q63 APPLICATION OF POWER NET "=PP3V3_SB_PCI" IS RUN





Page Notes

Power aliases required by this page:
 - PP3V3_PCI
 - PP3V3_SB_PCI (CAN BE _PP3V3_PCI)
 - PP3V3_PWRON_SB
 - PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)



NOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD11 - PCIO (0x106B/0x0053)
 AD11 - PCI1 (0x106B/0x0054)
 AD11 - PCI2 (0x106B/0x0055)
 AD23 - KeyLargo (0x106B/0x004F, PCI1)
 AD28 - SATA 150 (0x1166/0x0240, PCIO or 2)
 AD29 - UATA 133 (0x106B/0x0050, PCIO or 2)
 AD30 - FireWire (0x106B/0x0052, PCIO or 2)
 AD31 - Ethernet (0x106B/0x0051, PCIO)



U2300 SHASTA V1.1 BGA-LF (4 OF 8)

PCI1AD_0_H	L18	PCI_SB_AD<0>	120
PCI1AD_1_H	K19	PCI_SB_AD<1>	120
PCI1AD_2_H	L22	PCI_SB_AD<2>	120
PCI1AD_3_H	M22	PCI_SB_AD<3>	120
PCI1AD_4_H	M18	PCI_SB_AD<4>	120
PCI1AD_5_H	L20	PCI_SB_AD<5>	120
PCI1AD_6_H	M21	PCI_SB_AD<6>	120
PCI1AD_7_H	N16	PCI_SB_AD<7>	120
PCI1AD_8_H	M20	PCI_SB_AD<8>	120
PCI1AD_9_H	P22	PCI_SB_AD<9>	120
PCI1AD_10_H	N17	PCI_SB_AD<10>	120
PCI1AD_11_H	N18	PCI_SB_AD<11>	120
PCI1AD_12_H	M19	PCI_SB_AD<12>	120
PCI1AD_13_H	N19	PCI_SB_AD<13>	120
PCI1AD_14_H	P21	PCI_SB_AD<14>	120
PCI1AD_15_H	K22	PCI_SB_AD<15>	120
PCI1AD_16_H	P20	PCI_SB_AD<16>	120
PCI1AD_17_H	V21	PCI_SB_AD<17>	120
PCI1AD_18_H	P18	PCI_SB_AD<18>	120
PCI1AD_19_H	T20	PCI_SB_AD<19>	120
PCI1AD_20_H	R16	PCI_SB_AD<20>	120
PCI1AD_21_H	R17	PCI_SB_AD<21>	120
PCI1AD_22_H	M21	PCI_SB_AD<22>	120
PCI1AD_23_H	Y22	PCI_SB_AD<23>	120
PCI1AD_24_H	R18	PCI_SB_AD<24>	120
PCI1AD_25_H	T19	PCI_SB_AD<25>	120
PCI1AD_26_H	T18	PCI_SB_AD<26>	120
PCI1AD_27_H	Y21	PCI_SB_AD<27>	120
PCI1AD_28_H	W20	PCI_SB_AD<28>	120
PCI1AD_29_H	T16	PCI_SB_AD<29>	120
PCI1AD_30_H	AA21	PCI_SB_AD<30>	120
PCI1AD_31_H	T17	PCI_SB_AD<31>	120
PCI1C_BE_0_L	L19	PCI_SB_CBE L<0>	120
PCI1C_BE_1_L	P16	PCI_SB_CBE L<1>	120
PCI1C_BE_2_L	V22	PCI_SB_CBE L<2>	120
PCI1C_BE_3_L	V20	PCI_SB_CBE L<3>	120
PCI1DEVSEL_L	T22	PCI_SB_DEVSEL L	120
PCI1FRAME_L	T21	PCI_SB_FRAME L	120
PCI1IRDY_L	T21	PCI_SB_IRDY L	120
PCI1TRDY_L	P19	PCI_SB_TRDY L	120
PCI1STOP_L	P17	PCI_SB_STOP L	120
PCI1PAR_H	N17	PCI_SB_PAR	120
PCI1RST_L	U18	SB_PCI_RESET L	120



Shasta PCI Interface
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	119	154



APPLE COMPUTER INC.

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION

SYNC_MASTER=FINO-EG SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	120	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	PCI_CLK33M_AIRPORT

PCI_CLK33M_AIRPORT 26 121

Page Notes

Power aliases required by this page:
 - _PP3V3_PCI



Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

Q85 WIRELESS CONNECTOR



AIRPORT & BLUETOOTH

SYNC_MASTER=FINO-EG SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	121 OF 154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	=PCI_CLK33M_USB2

Page Notes

Power aliases required by this page:
 - _PPVIO_PCI (to 3.3V or 5V)


Signal aliases required by this page:
 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.

Q63 APPLICATION OF POWER NET "=PPVIO_PCI_USB2" IS PP3V3_RUN



ALL NETS TO FUNCTIONAL TEST PAGE

USB 2.0 PCI Interface
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		122	154


Page Notes

Power aliases required by this page:
 - =PP3V3_PCI

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7500 part number.



BootROM

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	125	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_TXD2
	SATA	SATA	SATA_TXD2
			UATA_DD<15..8>
			UATA_DD<7>
			UATA_DD<6..0>
			UATA_DA<2..0>
			UATA_CS0_L
			UATA_CS1_L
			UATA_HSTROBE
			UATA_STOP
			UATA_DMACK_L
			UATA_RESET_L
			UATA_DSTROBE
			UATA_DMARQ
			UATA_INTRO
			UATA_DD_R<15..8>
			UATA_DD_R<7>
			UATA_DD_R<6..0>
			UATA_DA_R<2..0>
			UATA_CS0_L_R
			UATA_CS1_L_R
			UATA_DMACK_L_R
			UATA_HSTROBE_R
			UATA_STOP_R
			UATA_RESET_L_R

UATA_NETSPA



Page Notes

Power aliases required by this page:
- _PP1V2_PWRON_DISK


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)


Net Spacing Type: SATA

Line To Line: 0.38mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.25mm outer
Primary Max Sep: 0.23mm inner
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm

NOTE: Target differential impedance for SATA data pairs is 100 ohms.



PLACE TERMINATION RESISTORS AT UATA CONNECTOR JC901



Shasta Disk

SYNC_MASTER=M23-MB SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		127	154

SATA CONNECTOR




SATA PORT1 IS NOT USED IN M23/M33:NO TEST

- 127 SATA_TXD_P2 == NC_SATA_TXD_P2 6 MAKE_BASE=TRUE
- 127 SATA_TXD_N2 == NC_SATA_TXD_N2 6 MAKE_BASE=TRUE
- 127 SATA_RXD_N2_C == NC_SATA_RXD_N2_C 6 MAKE_BASE=TRUE
- 127 SATA_RXD_P2_C == NC_SATA_RXD_P2_C 6 MAKE_BASE=TRUE



4-12-05
ADD THESE GROUND VIAS NEAR EACH LAYER JUMP FOR THE SATA DIFF PAIRS. ONE GND VIA PER SIGNAL VIA, AND PLACE GND VIA NO CLOSER THAN 0.152MM TO SIGNAL VIA.

PATA CONNECTOR



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST
129 127 UATA_DD<15..8>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DD<7>	UATA_DD7	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DD<6..0>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DA<2..0>	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_CS0_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_CS1_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_HSTROBE	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA_STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMACK_L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA_RESET_L	UATA_RESET_L	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DSTROBE_R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMARQ_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA_INTRQ_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
UATA FROM RPAKS TO JC901					
127 UATA_DD R<15..8>		UATA_NETPH	UATA_NETSPA		4037
127 UATA_DD R<7>		UATA_NETPH	UATA_NETSPA		4038
127 UATA_DD R<6..0>		UATA_NETPH	UATA_NETSPA		4039
127 UATA_DA R<2..0>		UATA_NETPH	UATA_NETSPA		4040
127 UATA_CS0_L R		UATA_NETPH	UATA_NETSPA		4041
127 UATA_CS1_L R		UATA_NETPH	UATA_NETSPA		4042
127 UATA_HSTROBE_R		UATA_NETPH	UATA_NETSPA		4043
127 UATA_STOP_R		UATA_NETPH	UATA_NETSPA		4044
127 UATA_DMACK_L R		UATA_NETPH	UATA_NETSPA		4045
127 UATA_RESET_L R		UATA_NETPH	UATA_NETSPA		4046
129 127 UATA_DSTROBE		UATA_NETPH	UATA_NETSPA		4047
129 127 UATA_DMARQ		UATA_NETPH	UATA_NETSPA		4048
129 127 UATA_INTRQ		UATA_NETPH	UATA_NETSPA		4049
UATA FROM SHASTA U2300 TO RPAKS					
129 127 SATA_TXD_P1	SATA_TXD1	SATA	SATA		TRUE
129 127 SATA_TXD_N1	SATA_TXD1	SATA	SATA		TRUE
129 127 SATA_TXD_P1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_TXD_N1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_RXD_N1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_P1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_N1	SATA_RXD1	SATA	SATA	RX1C	TRUE
129 127 SATA_RXD_P1	SATA_RXD1	SATA	SATA	RX1C	TRUE

4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGNMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA). BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE.
UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

4-8-05
NOTES FOR SHARED PAGE 127
FOR M23/M33 CREATE A WIDE SHAPE FOR PP1V2_SATA_VDD AND THEN NECK DOWN TO THE DEFAULT VALUE WHEN NECESSARY. THE WIDTH/NECK PROPERTIES ON PAGE 127 ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.
PP1V2_ALL REG. IS SET TO BE 1.22V TO 1.23V AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL HELP MITIGATE THE LOSS ACROSS THE Q1306 FET SI3326DV.

4-12-05.
UPDATED AC COUPLING CAPS FOR SATA JC900.
ADDED DECOUPLING CAPS FOR JC901 PP5V_PATA NET.

Disk Connectors

SYNC_MASTER=M23-MB SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	129	154	

PLACE THESE SERIES TERM CLOSE TO DRIVER: SB/SHASTA

SHASTA -> VESTA

131	9	ENET_TXD_R<0>	159	MAKE_BASE=TRUE	ENET_TXD<0>	9	131	132
131	9	ENET_TXD_R<1>	160	MAKE_BASE=TRUE	ENET_TXD<1>	9	131	132
131	9	ENET_TXD_R<2>	161	MAKE_BASE=TRUE	ENET_TXD<2>	9	131	132
131	9	ENET_TXD_R<3>	162	MAKE_BASE=TRUE	ENET_TXD<3>	9	131	132
131	9	ENET_TXD_R<4>	163	MAKE_BASE=TRUE	ENET_TXD<4>	9	131	132
131	9	ENET_TXD_R<5>	164	MAKE_BASE=TRUE	ENET_TXD<5>	9	131	132
131	9	ENET_TXD_R<6>	165	MAKE_BASE=TRUE	ENET_TXD<6>	9	131	132
131	9	ENET_TXD_R<7>		MAKE_BASE=TRUE	ENET_TXD<7>	9	131	132
			166					
131	9	ENET_TX_EN_R	167	MAKE_BASE=TRUE	ENET_TX_EN	9	131	132
131	9	ENET_TX_ER_R		MAKE_BASE=TRUE	ENET_TX_ER	9	131	132
			168					
131		ENET_CLK125M_GTX_R		MAKE_BASE=TRUE	ENET_CLK125M_GTX	131	132	
			169					
131		ENET_MDIO_R		MAKE_BASE=TRUE	ENET_MDIO	131	132	

PLACE THESE SERIES TERM CLOSE TO DRIVER: VESTA

VESTA -> SHASTA

			I84					
132		ENET_CLK125M_GBE_REF_R		MAKE_BASE=TRUE	ENET_CLK125M_GBE_REF	132		
			I70					
132		ENET_CLK25M_TX_R		MAKE_BASE=TRUE	ENET_CLK25M_TX	131		
			I71					
132		ENET_CLK125M_RX_R		MAKE_BASE=TRUE	ENET_CLK125M_RX	131		
			I72					
132	131	9	ENET_RXD_R<0>	I73	MAKE_BASE=TRUE	ENET_RXD<0>	9	131
132	131	9	ENET_RXD_R<1>	I74	MAKE_BASE=TRUE	ENET_RXD<1>	9	131
132	131	9	ENET_RXD_R<2>	I75	MAKE_BASE=TRUE	ENET_RXD<2>	9	131
132	131	9	ENET_RXD_R<3>	I76	MAKE_BASE=TRUE	ENET_RXD<3>	9	131
132	131	9	ENET_RXD_R<4>	I77	MAKE_BASE=TRUE	ENET_RXD<4>	9	131
132	131	9	ENET_RXD_R<5>	I78	MAKE_BASE=TRUE	ENET_RXD<5>	9	131
132	131	9	ENET_RXD_R<6>	I79	MAKE_BASE=TRUE	ENET_RXD<6>	9	131
132	131	9	ENET_RXD_R<7>		MAKE_BASE=TRUE	ENET_RXD<7>	9	131
			I80					
132	131		ENET_RX_DV_R	I81	MAKE_BASE=TRUE	ENET_RX_DV	131	
132	131		ENET_RX_ER_R		MAKE_BASE=TRUE	ENET_RX_ER	131	
			I82					
132	131		ENET_COL_R	I83	MAKE_BASE=TRUE	ENET_COL	131	
132	131		ENET_CR_S_R		MAKE_BASE=TRUE	ENET_CR_S	131	

Preliminary


ENET SERIES TERM
 SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	130	154	


ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET	0.38mm SPACING	ENET_CLK25M_TX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_RX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GBE_REF 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GTX 130 132
ENET	0.38mm SPACING	ENET_CLK125M_GTX_R 130 131
ENET	ENET_FW_2X	ENET_RXD_R<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_RX_DV_R 130 132
ENET	ENET_FW_3X	ENET_RX_ER_R 130 132
ENET	ENET_FW_2X	ENET_RXD<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_RX_DV 130 131
ENET	ENET_FW_3X	ENET_RX_ER 130 131
ENET	ENET_FW_2X	ENET_TXD_R<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_TX_EN_R 9 130 131
ENET	ENET_FW_3X	ENET_TX_ER_R 9 130 131
ENET	ENET_FW_2X	ENET_TXD<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_TX_EN 9 130 132
ENET	ENET_FW_3X	ENET_TX_ER 9 130 132
ENET	ENET_FW_3X	ENET_CR_S_R 130 132
ENET	ENET_FW_3X	ENET_COL_R 130 132
ENET	ENET_FW_3X	ENET_CR_S 130 131
ENET	ENET_FW_3X	ENET_COL 130 131
ENET	ENET_FW_3X	ENET_MDC 131 132
ENET	ENET_FW_3X	ENET_MDIO 130 131 132
ENET	ENET_FW_3X	ENET_MDIO_R 130 131
ENET	ENET_FW_3X	R8405_1 131
ENET	ENET_FW_3X	R8405_2 131
ENET	ENET_FW_3X	R8407_2 131

Page Notes

Power aliases required by this page: (NONE)
Signal aliases required by this page: (NONE)
BOM options provided by this page: (NONE)



RD103 PIN 1 SHARES PIN WITH RD104 PIN 1
RD103 PIN 2 SHARES PIN WITH RD106 PIN 2



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0-OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0 *
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33-OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

Shasta Ethernet

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	131		154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET	0.38mm SPACING	
ENET	0.38mm SPACING	
ENET	0.38mm SPACING	
ENET	ENET	ENET MDI0
ENET	ENET	ENET MDI0
ENET	ENET	ENET MDI1
ENET	ENET	ENET MDI1
ENET	ENET	ENET MDI2
ENET	ENET	ENET MDI2
ENET	ENET	ENET MDI3
ENET	ENET	ENET MDI3
VESTA	0.38mm SPACING	VESTA CLK25M XTALI
VESTA	0.38mm SPACING	VESTA CLK25M XTALO
VESTA	0.38mm SPACING	VESTA CLK25M XTALO R

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Net Spacing Type: ENET

Line To Line: 0.38mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.13mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Config Straps:

PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select (Internal Pull-down)
EN_10B - TBI Interface Select (Internal Pull-down)	HUB - Repeater Select (Internal Pull-down)
RGMIEN - RGMII Enable (Internal Pull-down)	ER - Edge Rate Select (Internal Pull-down)
FDX - Full-Duplex Select (Internal Pull-up)	AN_EN - Auto-Negotiation Select (Internal Pull-down)
F1000 - Speed Select (Internal Pull-up)	TXC_RXC_DELAY - TXC/RXC Delay (Internal Pull-up)
SPD0 - Speed Select (Internal Pull-down)	
AN_EN F1000 SPD0 Description	
0 0 0 Force 10BASE-T	
0 0 1 Force 100BASE-TX	
0 1 X Force 1000BASE-T (test use only)	
1 0 0 Auto-negotiate advertise 10BASE-T	
1 0 1 Auto-negotiate advertise 10/100BASE-TX	
1 1 0 Auto-negotiate advertise 10/100/1000BASE-T	
1 1 1 Auto-negotiate advertise 1000BASE-T	

Q63 APPLICATION IS ALL

139 17 7 =PP2V5_ENETFW

131 130 9 ENET TXD<0>

131 130 9 ENET TXD<1>

131 130 9 ENET TXD<2>

131 130 9 ENET TXD<3>

131 130 9 ENET TXD<4>

131 130 9 ENET TXD<5>

131 130 9 ENET TXD<6>

131 130 9 ENET TXD<7>

131 130 9 ENET TX EN

131 130 9 ENET TX ER

131 130 9 ENET MDC

131 130 9 ENET MDIO

131 130 9 ENET TXD<0>

131 130 9 ENET TXD<1>

131 130 9 ENET TXD<2>

131 130 9 ENET TXD<3>

131 130 9 ENET TXD<4>

131 130 9 ENET TXD<5>

131 130 9 ENET TXD<6>

131 130 9 ENET TXD<7>

131 130 9 ENET TX EN

131 130 9 ENET TX ER

131 130 9 ENET MDC

131 130 9 ENET MDIO

131 130 9 ENET TXD<0>

131 130 9 ENET TXD<1>

131 130 9 ENET TXD<2>

131 130 9 ENET TXD<3>

131 130 9 ENET TXD<4>

131 130 9 ENET TXD<5>

131 130 9 ENET TXD<6>

131 130 9 ENET TXD<7>

131 130 9 ENET TX EN

131 130 9 ENET TX ER

131 130 9 ENET MDC

131 130 9 ENET MDIO

131 130 9 ENET TXD<0>

131 130 9 ENET TXD<1>

131 130 9 ENET TXD<2>





131 130 9 ENET TXD<3>

131 130 9 ENET TXD<4>

131 130 9 ENET TXD<5>

131 130 9 ENET TXD<6>

131 130 9 ENET TXD<7>



Vesta Ethernet PHY

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHT 132	OF 154

8

7

6

5

4

3

2

1

EXTRA CONSTRAINTS TO SUPPLEMENT THE THE MISSING NET PHYSICAL FROM EARLIER PAGE

NET	PHYSICAL TYPE	VALUE	REF
ENET	ENET MDI P<0>	132 136	
ENET	ENET MDI N<0>	132 136	
ENET	ENET MDI P<1>	132 136	
ENET	ENET MDI N<1>	132 136	
ENET	ENET MDI P<2>	132 136	
ENET	ENET MDI N<2>	132 136	
ENET	ENET MDI P<3>	132 136	
ENET	ENET MDI N<3>	132 136	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDS ON TOP SIDE OF BOARD

D

D

C


C

B


B

A

A



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



ETHERNET CONNECTOR
 SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	136 OF 154		


ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW	ENET_FW_2X	FW_DATA<7..0>
FW	ENET_FW_3X	FW_CTL_S<1..0>
FW	ENET_FW_3X	FW_CTL<1..0>
FW	ENET_FW_2X	FW_DATA_R<7..0>
FW	ENET_FW_3X	FW_CTL_R<1..0>
FW	ENET_FW_3X	FW_LPS
FW	ENET_FW_3X	FW_LREQ
FW	ENET_FW_3X	FW_PINT
FW	0.38mm SPACING	FW_CLK98M_LCLK
FW	0.38mm SPACING	FW_CLK98M_PCLK
FW	0.38mm SPACING	FW_CLK98M_LCLK_R

Page Notes

Power aliases required by this page:
 - __PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Pre-release

Shasta FireWire

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	138	154	



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
(PROVIDED BY LINK PAGE)		0.38mm SPACING	
	FW	FW	FW_TPA0
	FW	FW	FW_TPA P<0>
	FW	FW	FW_TPA N<0>
	FW	FW	FW_TPB0
	FW	FW	FW_TPB P<0>
	FW	FW	FW_TPB N<0>
	FW	FW	FW_TPA1
	FW	FW	FW_TPA P<1>
	FW	FW	FW_TPA N<1>
	FW	FW	FW_TPB1
	FW	FW	FW_TPB P<1>
	FW	FW	FW_TPB N<1>
	FW	FW	FW_TPA2
	FW	FW	FW_TPA P<2>
	FW	FW	FW_TPA N<2>
	FW	FW	FW_TPB2
	FW	FW	FW_TPB P<2>
	FW	FW	FW_TPB N<2>
		0.38mm SPACING	VESTA_CLK24M_XTALI
		0.38mm SPACING	VESTA_CLK24M_XTALO
		0.38mm SPACING	VESTA_CLK24M_XTALO R
	FW CTL		FW_CTL_S<1..0>
	FW CTL		FW_CTL<1..0>
	FW CTL		FW_CTL_R<1..0>


Page Notes

- Power aliases required by this page:
 - =PPFW_PHY
 - =PP3V3_FW
 - =PP3V3_ENETFW
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW
- Signal aliases required by this page:
 (NONE)
- BOM options provided by this page:
 - VESTA_DS_ONLY_EN0
 If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
 - VESTA_PWR_CLASS_0
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.
- Net Spacing Type: FW
- NOTE: Target differential impedance for FW data pairs is 110 ohms.

VESTA CONFIG STRAPS:

FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS
 1 - Sets Power Class to 0x4
 0 - Sets Power Class to 0x0
 (Internal Pull-up)

FW_DS_ONLY_PO - PORT 0 DATA/STROBE
 1 - Port 0 data/strobe mode only
 0 - Port 0 bilingual mode
 (Internal Pull-down)



Vesta FireWire PHY
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		139	154

NET TYPE		SPACING	PHYSICAL	DIFFERENTIAL PAIR
FW	FW	FW_TPA0_FL	FW_TPA0_FL	FW_PORT0_TPA_P_FL
FW	FW	FW_TPA0_FL	FW_TPA0_FL	FW_PORT0_TPA_N_FL
FW	FW	FW_TPB0_FL	FW_TPB0_FL	FW_PORT0_TPB_P_FL
FW	FW	FW_TPB0_FL	FW_TPB0_FL	FW_PORT0_TPB_N_FL
FW	FW	FW_TPA1_FL	FW_TPA1_FL	FW_PORT1_TPA_P_FL
FW	FW	FW_TPA1_FL	FW_TPA1_FL	FW_PORT1_TPA_N_FL
FW	FW	FW_TPB1_FL	FW_TPB1_FL	FW_PORT1_TPB_P_FL
FW	FW	FW_TPB1_FL	FW_TPB1_FL	FW_PORT1_TPB_N_FL

PP12V_ALL_FW
8 WATTS MAX
12 VOLTS


Termination

Place close to FireWire PHY




CALCULATION = 220 OHMS, THERE'S ALREADY A 215 IN THE DESIGN, SO I'M USING 215 INSTEAD


[LATE VG NOTES]
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



"Snapback" & "Late VG" Protection



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0248	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	17_INCH_LCD
514-0248	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	17_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	20_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	20_INCH_LCD

FIREWIRE CONNECTORS

SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	154
NONE	140		

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_4
	0.38mm SPACING		NEC_CLK30M_XT1
	0.38mm SPACING		NEC_CLK30M_XT2
	0.38mm SPACING		NEC_CLK30M_XT2_R

USB2_P<0>	142 143
USB2_N<0>	142 143
USB2_P<1>	142 143
USB2_N<1>	142 143
USB2_P<2>	142 143
USB2_N<2>	142 143
USB2_P<3>	142 143
USB2_N<3>	142 143
USB2_P<4>	142 143
USB2_N<4>	142 143

Q63 USB PORT ALLOCATION
 REAR USB (PORT #0)
 FRONT PANEL USB (PORT #1)
 REAR USB (PORT #2)
 REAR USB (PORT #3)

Page Notes

Power aliases required by this page:
 - PP3V3_PWRON_USB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Net Spacing Type: USB2

Line To Line: 0.50mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.19mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.1 BGA-LF (8 OF 8)

NC0	F7	TP_SB<0>	6
NC1	F8	TP_SB<1>	6
NC2	R3	TP_SB<2>	6
NC3	R4	TP_SB<3>	6
NC4	R5	TP_SB<4>	6
NC5	R6	TP_SB<5>	6
NC6	R7	TP_SB<6>	6
NC7	R8	TP_SB<7>	6
NC8	T1	TP_SB<8>	6
NC9	T2	TP_SB<9>	6
NC10	T3	TP_SB<10>	6
NC11	T4	TP_SB<11>	6
NC12	T5	TP_SB<12>	6
NC13	T6	TP_SB<13>	6
NC14	T7	TP_SB<14>	6
NC15	T8	TP_SB<15>	6
NC16	U1	TP_SB<16>	6
NC17	U2	TP_SB<17>	6
NC18	U3	TP_SB<18>	6
NC19	U4	TP_SB<19>	6
NC20	U5	TP_SB<20>	6
NC21	U6	TP_SB<21>	6
NC22	V1	TP_SB<22>	6
NC23	V2	TP_SB<23>	6
NC24	V3	TP_SB<24>	6
NC25	V4	TP_SB<25>	6
NC26	W1	TP_SB<26>	6
NC27	W3	TP_SB<27>	6
NC28	Y1	TP_SB<28>	6
NC29	Y3	TP_SB<29>	6



USB Host Interfaces

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHEET	OF	REV.
NONE	142	154	08



Page Notes

Power aliases required by this page:

- PP5V_PWRON_USB
- PP5V_PWRON_UDASH
- PP3V3_PWRON_UDASH
- PP3V3_PWRON_BT

Signal aliases required by this page: (NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page: (NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.


- 142 USB2_PWREN<0> == TP_USB2_PWREN<0> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<1> == TP_USB2_PWREN<1> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<2> == TP_USB2_PWREN<2> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<3> == TP_USB2_PWREN<3> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<4> == TP_USB2_PWREN<4> 6 MAKE_BASE=TRUE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0247	3	USB RECEPTACLE,4P,UB1123-M23-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0250	3	USB RECEPTACLE,4P,UB1123-M33-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED BY	USB2	USB2_PORT1_F	USB2 USB2_PORT1_P_F 143
USB CONTROLLER	USB2	USB2_PORT1_F	USB2 USB2_PORT1_N_F 143
	USB2	USB2_PORT2_F	USB2 USB2_PORT2_P_F 143
	USB2	USB2_PORT2_F	USB2 USB2_PORT2_N_F 143
	USB2	USB2_PORT3_F	USB2 USB2_PORT3_P_F 143
	USB2	USB2_PORT3_F	USB2 USB2_PORT3_N_F 143
	USB2	USB2_HUB_F	USB2 USB2_HUB_P_L<2> 143
	USB2	USB2_HUB_F	USB2 USB2_HUB_N_L<2> 143
	USB2	USB2_BNDI_F	USB2 USB2_P_L<3> 143
	USB2	USB2_BNDI_F	USB2 USB2_N_L<3> 143

External USB Ports



USB Device Interfaces

SYNC_MASTER=FINO-MB SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	143	154



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_3
MIN	USB2	USB2	USB2_HUB_3
MIN	0.38MM SPACING		XTAL_IN_CARD_READER
MIN	0.38MM SPACING		XTAL_OUT_CARD_READER
MIN	0.38MM SPACING		XTAL_IN_USB_HUB
MIN	0.38MM SPACING		XTAL_OUT_USB_HUB
MIN	0.38MM SPACING		XTAL_OUT_USB_HUB_R


Flash Media Ctrl

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	144	154
NONE			



Pre-ministry

Flash Connector

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	REV.
NONE		145	154




AUDIO CODEC
APPLE P/N 353S0933

AUDIO: CODEC
 SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT OF	
NONE		147 OF 154	

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49



AUDIO: LINE INPUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	148 OF 154

LINE OUT LOW-PASS FILTER
 FC = 37 KHZ, HO = -1.4




LINE OUT AMP
 APPLE P/N 353S0687



AUDIO: LINE OUT AMP
 SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	150 154



AUDIO: SPEAKER AMP


SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	152 OF		154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

LINE OUT PLUG DETECTS
 AUDIO_LO_DET_L = LOW: PLUG INSERTED
 AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED




AUDIO: CONNECTORS
 SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	153	154
NONE			


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35380655	35380933		U9500	PCM3052

UNUSED GPIO TERMINATIONS


4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP
APPLE P/N 353S0733



AUDIO GROUND RETURNS



MICROPHONE IMPEDANCE MATCHING CIRCUIT



AUDIO: POWER SUPPLIES
 SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	154 OF 154