

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

FINO M33

5/19/05

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
07		381758	ENGINEERING RELEASED	DATE	DATE
				05/19/05	?

D

PDF	CSA	CONTENTS	SYNC MASTER	DATE
2	2	System Block Diagram	FINO-DD	05/19/2005
3	4	Power Block Diagram	FINO-PC	05/19/2005
4	5	Table Items	FINO-DD	05/19/2005
5	6	FUNC TEST 1 OF 2	FINO-ME	05/19/2005
6	7	POWER CONN / ALIAS	M33-PC	05/19/2005
7	8	Signal Alias	FINO-DD	05/19/2005
8	9	FUNC TEST 2 OF 2	FINO-ME	05/19/2005
9	11	1.8V VREG	M33-PC	05/19/2005
10	12	1.5V Vreg	FINO-PC	05/19/2005
11	13	1.2V Vreg	FINO-PC	05/19/2005
12	15	2.5V Vreg	FINO-PC	05/19/2005
13	16	5V & 3.3V Fets	FINO-PC	05/19/2005
14	17	Vesta Core / Misc	FINO-HC	05/19/2005
15	19	KODIAK CORE & BYPASS	Q63	05/19/2005
16	20	KODIAK & SHASTA MISC	FINO-ME	05/19/2005
17	23	Shasta Core Power	Q63	05/19/2005
18	24	Shasta Serial / Misc	FINO-ME	05/19/2005
19	25	PULSAR2 POWER	Q63	05/19/2005
20	26	PULSAR2 CLOCKS	FINO-ME	05/19/2005
21	27	Pulsar Aliases	FINO-ME	05/19/2005
22	28	System Management Unit	Q63	05/19/2005
23	29	SMU SUPPLEMENTAL (2)	FINO-MS	05/19/2005
24	30	SMU SUPPLEMENTAL (3)	FINO-MS	05/19/2005
25	31	SMU SUPPLEMENTAL (4)	FINO-MS	05/19/2005
26	32	Fan 0, 1 & System Temp	FINO-PC	05/19/2005
27	33	Fan 2 & HD Temp	FINO-PC	05/19/2005
28	39	I2C Connections	FINO-ME	05/19/2005
29	41	KODIAK EI PWR & CAPS	Q63	05/19/2005
30	42	KODIAK EI A	Q63	05/19/2005
31	43	CPU EI AND IO	FINO-MS	05/19/2005
32	44	KODIAK EI B	Q63	05/19/2005
33	47	CPU STRAPS	FINO-MS	05/19/2005
34	48	CPU POWER AND BYPASS	FINO-MS	05/19/2005
35	49	PROC DECOUPLING	FINO-MS	05/19/2005
36	50	CPU VCORE VREG	M33-MS	05/19/2005
37	52	CPU VCORE MORE BYPASS	FINO-MS	05/19/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
38	54	CPU AVDD VREG	FINO-MS	05/19/2005
39	55	T,V,I SENSORS	FINO-MS	05/19/2005
40	56	CPU ALIASES & MISC	FINO-MS	05/19/2005
41	58	KODIAK NBMEM PWR & CAPS	Q63	05/19/2005
42	59	Kodiak Memory Dq/Ctl	FINO-RT	05/19/2005
43	61	Parallel Term	FINO-RT	05/19/2005
44	62	Main Memory Clock Buffer	FINO-RT	05/19/2005
45	63	MEMORY ADDR BRANCHING	FINO-EG	05/19/2005
46	67	Memory Dimm A	FINO-RT	05/19/2005
47	68	MLB Mem Series Term	FINO-RT	05/19/2005
48	69	On-Board DDR SDRAM	FINO-RT	05/19/2005
49	70	On-Board DDR SDRAM	FINO-RT	05/19/2005
50	82	KODIAK PCI-E X16	Q63	05/19/2005
51	84	GPU PCIe	FINO-DD	05/19/2005
52	85	Graphics Vregs	M33-DD	MASTER
53	86	GPU Core Power	FINO-DD	05/19/2005
54	87	GPU Frame Buffer	FINO-DD	05/19/2005
55	88	FB Series Termination	FINO-DD	05/19/2005
56	89	GPU GDDR SDRAM A	FINO-DD	05/19/2005
57	90	GPU GDDR SDRAM B	FINO-DD	05/19/2005
58	91	FB Parallel Termination	M33-DD	MASTER
59	92	GPU Straps	FINO-DD	05/19/2005
60	93	GPU DVI & DACs	FINO-DD	05/19/2005
61	96	TMDS / ExtVGA	M33-DD	MASTER
62	97	KODIAK PCI-E CONST	FINO-DD	05/19/2005
63	98	KODIAK HT16	Q63	05/19/2005
64	101	HT ALIASES	FINO-EG	05/19/2005
65	103	Shasta HyperTransport	Q63	05/19/2005
66	119	Shasta PCI Interface	Q63	05/19/2005
67	120	PCI SERIES TERMINATION	FINO-EG	05/19/2005
68	121	AIRPORT & BLUETOOTH	FINO-EG	05/19/2005
69	122	USB 2.0 PCI Interface	Q63	05/19/2005
70	125	BootROM	Q63	05/19/2005
71	127	Shasta Disk	M33-MB	05/19/2005
72	129	Disk Connectors	M33-MB	05/19/2005
73	130	ENET SERIES TERM	FINO-HC	05/19/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
74	131	Shasta Ethernet	Q63	05/19/2005
75	132	Vesta Ethernet PHY	Q63	05/19/2005
76	136	ETHERNET CONNECTOR	FINO-HC	05/19/2005
77	138	Shasta FireWire	Q63	05/19/2005
78	139	Vesta FireWire PHY	Q63	05/19/2005
79	140	FIREWIRE CONNECTORS	FINO-HC	05/19/2005
80	142	USB Host Interfaces	Q63	05/19/2005
81	143	USB Device Interfaces	FINO-MB	05/19/2005
82	144	Flash Media Ctrl	FINO-PC	05/19/2005
83	145	Flash Connector	FINO-PC	05/19/2005
84	147	AUDIO: CODEC	FINO-SO	05/19/2005
85	148	AUDIO: LINE INPUT AMP	FINO-SO	05/19/2005
86	150	AUDIO: LINE OUT AMP	FINO-SO	05/19/2005
87	152	AUDIO: SPEAKER AMP	FINO-SO	05/19/2005
88	153	AUDIO: CONNECTORS	FINO-SO	05/19/2005
89	154	AUDIO: POWER SUPPLIES	FINO-SO	05/19/2005

C

B

A


<p style="font-size: small;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="font-size: x-small;">DO NOT SCALE DRAWING</p> <div style="text-align: center;"> <p style="font-size: x-small;">THIRD ANGLE PROJECTION</p> </div>	<p>METRIC</p>	<p>Apple Computer Inc.</p> <p style="font-size: x-small;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="font-size: x-small;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="font-size: x-small;">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p style="font-size: x-small;">II NOT TO REPRODUCE OR COPY IT</p> <p style="font-size: x-small;">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <p style="font-size: large; font-weight: bold;">SCH, MLB, FINO, M33</p> <p style="font-size: x-small;">DRAWING NUMBER 051-6863 REV. 07</p> <p style="font-size: x-small; text-align: right;">SHT 1 OF 154</p>
<p>DRAPFER</p> <p>ENG APPD</p> <p>QA APPD</p> <p>RELEASE</p> <p>MATERIAL/FINISH NOTED AS APPLICABLE</p>	<p>DESIGN CK</p> <p>MFG APPD</p> <p>DESIGNER</p> <p>SCALE</p> <p>SIZE D</p>	

D

C

B

A




System Block Diagram

SYNC_MASTER=FINO-DD SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	2 OF	154
NONE			



Power Block Diagram

SYNC_MASTER=FINO-PC SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	
NONE	4	154	

8

7

6

5

4

3

2

1

PROCESSORS

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
337S3158	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.0G,85C,CQA	2.0GHZ	1.15V	46W	50MV	U4300	CPU_2_0GHZ
337S3157	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.2G,85C,FOA	2.2GHZ	1.15V	51W	50MV	U4300	CPU_2_2GHZ

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	VOLTAGE
337S3165	337S3158	CPU_2_0GHZ	U4300	IC,DD3.1,2.0G,CJA	1.20V
337S3164	337S3157	CPU_2_2GHZ	U4300	IC,DD3.1,2.0G,FJA	1.20V

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0371	1	IC,KODIAK,V1.1,PBGA,200MM	U1900	
343S0283	1	IC,ASIC,SHASTA,V1.1,PBGA	U2300	
343S0324	1	IC,ASIC,VESTA,V1.3	U1701	
343S0319	1	IC,PULSAR2,100P,P8MM,BGA	U2500	

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6790	1	PCB,SCHM,MLB,M23	SCH1	17_INCH_LCD
051-6863	1	PCB,SCHM,MLB,M33	SCH1	20_INCH_LCD
820-1783	1	PCB,FAB,MLB,M23	MLB1	17_INCH_LCD
820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VFP1	
825-6447	1	BARCODE LABEL, MLB	LBL1	
341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500	
341T1752	1	PURCH ASSY, SMU BIG	U2800	
603-7318	1	M23 CPU HEATSINK	MECH1	17_INCH_LCD
603-7321	1	M33 CPU HEATSINK	MECH1	20_INCH_LCD
603-7322	1	M33 GPU HEATSINK	MECH2	20_INCH_LCD
875-1614	1	CPU GAP FILLER	GAP1	

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0119	378S0114		LED700,LED702	KINGBRIGHT LED
376S0204	376S0130		Q5010,Q5020	MOSFET,N-CH,VISHAY
376S0207	376S0146		Q5011,Q5021	MOSFET,N-CH,VISHAY

Preliminary

Table Items

SYNC_MASTER=FINO-DD SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6863	07
SCALE	SHT	OF
NONE	5	154

8

7

6

5

4

3

2

1

NO TEST XW NETS

Table with 3 columns: Part number, Description, and Reference. Lists components like GND_U1100, GND_U1200, GND_U1300, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like GND_GPU_TPVSS, GND_GPU_TXVSSR, GND_GPU_VSSDI, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like GND_NEC_AVSS_R, GND_AUDIO_SPKRAMP_PLANE, GND_AUDIO_CODEC, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like TP_FBBS1_L, AUD_4V5_FB, ITS_RUNNING, etc.

FUNC TEST NETS

NOTES FROM TOM FUSSELMAN
PLACE TWO TEST POINTS ON TOP SIDE
FOR PP3V3_ALL AND GND
PLACE WITHIN 1 INCH OF EACH OTHER
USE FAT TRACES

Table with 3 columns: Part number, Description, and Reference. Lists functional test points like FUNC_TEST=TRUE_PPVCORE_CPU, FUNC_TEST=TRUE_PP3V3_ALL_SMU, etc.

TOP SIDE ONLY

Table with 3 columns: Part number, Description, and Reference. Lists functional test points for top side only like FUNC_TEST=TRUE_SMU_BOOT_SCLK, FUNC_TEST=TRUE_SMU_BOOT_RXD, etc.

EE IDENTIFIED NO TEST NETS

Table with 3 columns: Part number, Description, and Reference. Lists components like NC_EI_NB_TO_CPU_B_CLK_P, NC_EI_NB_TO_CPU_B_CLK_N, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like KPVDD2, KPGND2, CPU_DIODE_POS, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like RFBDC<126>, RFBDC<125>, RFBDC<124>, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like RFBDC<19>, RFBDC<18>, RFBDC<16>, etc.




Table with 3 columns: Part number, Description, and Reference. Lists components like NC_NB_CPU_A1_INT_L, NC_NB_CPU_B0_INT_L, NC_NB_CPU_B1_INT_L, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like KPVD2, KPGND2, CPU_DIODE_POS, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like RFBDC<126>, RFBDC<125>, RFBDC<124>, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like RFBDC<19>, RFBDC<18>, RFBDC<16>, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like RAM_DQ_R<10>, RAM_DQ_R<8>, RAM_DQ_R<7>, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like RFBDC<38>, RFBDC<37>, RFBDC<36>, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like RFBDC<54>, RFBDC<53>, RFBDC<52>, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like RFBDC<76>, RFBDC<75>, RFBDC<74>, etc.


Table with 3 columns: Part number, Description, and Reference. Lists components like RFBDC<19>, RFBDC<18>, RFBDC<16>, etc.

Table with 3 columns: Part number, Description, and Reference. Lists components like RAM_DQ_R<36>, RAM_DQ_R<34>, RAM_DQ_R<33>, etc.

FUNC TEST 1 OF 2


SYNC_MASTER=F10-ME SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with 3 columns: Drawing Number (051-6863), Revision (07), and Scale (6 OF 154).



POWER CONN / ALIAS
 SYNC_MASTER=M33-PC SYNC_DATE=05/19/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	7 OF 154



D

D

C

C

B

B

A

A

Signal Alias

SYNC_MASTER=FINO-DD SYNC_DATE=05/19/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT 8 OF 154		
NONE			

8	7	6	5	4	3	2	1								
<p>THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED</p> <pre> E100 NO_TEST=YES ENET_TXD_R<7> 130 131 E101 NO_TEST=YES ENET_TXD_R<6> 130 131 E102 NO_TEST=YES ENET_TXD_R<5> 130 131 E103 NO_TEST=YES ENET_TXD_R<4> 130 131 E104 NO_TEST=YES ENET_TXD_R<3> 130 131 E105 NO_TEST=YES ENET_TXD_R<2> 130 131 E106 NO_TEST=YES ENET_TXD_R<1> 130 131 E107 NO_TEST=YES ENET_TXD_R<0> 130 131 E108 NO_TEST=YES ENET_TXD<7> 130 131 132 E109 NO_TEST=YES ENET_TXD<6> 130 131 132 E110 NO_TEST=YES ENET_TXD<5> 130 131 132 E111 NO_TEST=YES ENET_TXD<4> 130 131 132 E112 NO_TEST=YES ENET_TXD<3> 130 131 132 E113 NO_TEST=YES ENET_TXD<2> 130 131 132 E114 NO_TEST=YES ENET_TXD<1> 130 131 132 E115 NO_TEST=YES ENET_TXD<0> 130 131 132 E116 NO_TEST=YES ENET_RXD_R<7> 130 131 132 E117 NO_TEST=YES ENET_RXD_R<6> 130 131 132 E118 NO_TEST=YES ENET_RXD_R<5> 130 131 132 E119 NO_TEST=YES ENET_RXD_R<4> 130 131 132 E120 NO_TEST=YES ENET_RXD_R<3> 130 131 132 E121 NO_TEST=YES ENET_RXD_R<2> 130 131 132 E122 NO_TEST=YES ENET_RXD_R<1> 130 131 132 E123 NO_TEST=YES ENET_RXD_R<0> 130 131 132 E124 NO_TEST=YES ENET_RXD<7> 130 131 E125 NO_TEST=YES ENET_RXD<6> 130 131 E126 NO_TEST=YES ENET_RXD<5> 130 131 E127 NO_TEST=YES ENET_RXD<4> 130 131 E128 NO_TEST=YES ENET_RXD<3> 130 131 E129 NO_TEST=YES ENET_RXD<2> 130 131 E130 NO_TEST=YES ENET_RXD<1> 130 131 E131 NO_TEST=YES ENET_RXD<0> 130 131 E132 NO_TEST=YES ENET_TX_EN_R 130 131 E133 NO_TEST=YES ENET_TX_ER_R 130 131 E134 NO_TEST=YES ENET_TX_EN 130 131 132 E135 NO_TEST=YES ENET_TX_ER 130 131 132 E136 NO_TEST=YES TP_HT_MB_TO_NB_CLK_N<1> 101 E137 NO_TEST=YES TP_HT_MB_TO_NB_CLK_P<1> 101 E138 NO_TEST=YES NC_CPU_AFN 56 E139 NO_TEST=YES NC_I2C_SMU_CPU_SCL_IN 31 E140 NO_TEST=YES NC_PSRO 56 E141 NO_TEST=YES NC_PSRO_ENABLE 56 E142 NO_TEST=YES NC_SLOT_TOTAL_PWR 31 E143 NO_TEST=YES NC_SMU_CPU_VID_LE0 31 E144 NO_TEST=YES NC_SMU_CPU_VID_LE1 31 E145 NO_TEST=YES NC_SMU_FAN_RPM3 31 E146 NO_TEST=YES NC_SMU_FAN_RPM4 31 E147 NO_TEST=YES NC_SMU_FAN_RPM5 31 E148 NO_TEST=YES NC_SMU_FAN_TACH3 31 E149 NO_TEST=YES NC_SMU_FAN_TACH4 31 E150 NO_TEST=YES NC_SMU_FAN_TACH5 31 E151 NO_TEST=YES NC_SMU_FAN_TACH7 31 E152 NO_TEST=YES NC_SMU_SER_SEL 31 E153 NO_TEST=YES NC_SYS_DOOR_AJAR_L 31 E154 NO_TEST=YES TP_VESTA_2_5V_EN 17 E155 NO_TEST=YES TP_VESTA_AN_EN 132 E156 NO_TEST=YES TP_VESTA_DNC_C9 17 E157 NO_TEST=YES TP_VESTA_DNC_E9 17 E158 NO_TEST=YES TP_VESTA_EN_10B 132 E159 NO_TEST=YES TP_VESTA_ER 132 E160 NO_TEST=YES TP_VESTA_F1000 132 E161 NO_TEST=YES TP_VESTA_FDX 132 E162 NO_TEST=YES TP_VESTA_FDXLED_L 132 E163 NO_TEST=YES TP_VESTA_HUB 132 E164 NO_TEST=YES TP_VESTA_LINK1_L 132 E165 NO_TEST=YES TP_VESTA_LINK2_L 132 E166 NO_TEST=YES TP_VESTA_MANMS 132 E167 NO_TEST=YES TP_VESTA_PHYA<0> 132 E168 NO_TEST=YES TP_VESTA_PHYA<1> 132 E169 NO_TEST=YES TP_VESTA_PHYA<2> 132 E170 NO_TEST=YES TP_VESTA_PHYA<3> 132 E171 NO_TEST=YES TP_VESTA_PHYA<4> 132 E172 NO_TEST=YES TP_VESTA_RBC0 132 E173 NO_TEST=YES TP_VESTA_RBC1 132 E174 NO_TEST=YES TP_VESTA_REGCTL1 17 E175 NO_TEST=YES TP_VESTA_REGCTL2 17 E176 NO_TEST=YES TP_VESTA_REGSEN1 17 E177 NO_TEST=YES TP_VESTA_REGSEN2 17 E178 NO_TEST=YES TP_VESTA_REGSUP1 17 E179 NO_TEST=YES TP_VESTA_REGSUP2 17 E180 NO_TEST=YES TP_VESTA_RGMIIEN 132 E181 NO_TEST=YES TP_VESTA_SPD0 132 E182 NO_TEST=YES TP_VESTA_TDBL<0> 139 E183 NO_TEST=YES TP_VESTA_TDBL<1> 139 E184 NO_TEST=YES TP_VESTA_TDBL<2> 139 E185 NO_TEST=YES TP_VESTA_TEST<0> 132 E186 NO_TEST=YES TP_VESTA_TEST<1> 132 E187 NO_TEST=YES TP_VESTA_TEST_1394<0> 139 E188 NO_TEST=YES TP_VESTA_TEST_1394<1> 139 E189 NO_TEST=YES TP_VESTA_TVCO 132 E190 NO_TEST=YES CARD_READER_ACTIVITY_R 144 E191 NO_TEST=YES TP_VESTA_FAVDDL 139 E192 NO_TEST=YES TP_NB_A_TRIGGER_OUT 56 E193 NO_TEST=YES TP_NB_B_TRIGGER_OUT 56 </pre>				<p>THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT. NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS</p> <pre> E100 NO_TEST=YES Q803_C 8 E101 NO_TEST=YES FLLLOCK 8 43 E102 NO_TEST=YES LED_PPIV8_RUN_P 11 E103 NO_TEST=YES LED_PPIV8_RUN_N 11 E104 NO_TEST=YES PPIV2_RUN_FOR_LED 12 E105 NO_TEST=YES LED_PPIV5_RUN_N 12 E106 NO_TEST=YES LED_PPIV5_RUN_P 12 E107 NO_TEST=YES PULSAR_1V5_RUN_SWITCH 12 E108 NO_TEST=YES PPIV2_RUN_FOR_LED 13 E109 NO_TEST=YES LED_PPIV2_RUN_N 13 E110 NO_TEST=YES LED_PPIV2_RUN_P 13 E111 NO_TEST=YES KP_V<1> 55 E112 NO_TEST=YES KP_V<2> 55 E113 NO_TEST=YES CPU_SENSE_KP_V 55 E114 NO_TEST=YES NB_PLL_OUT_TRG_R 59 E115 NO_TEST=YES NB_PLL_OUT_TRG 59 E116 NO_TEST=YES PPSV_T555 92 E117 NO_TEST=YES T555_DISC 92 E118 NO_TEST=YES T555_THRES 92 E119 NO_TEST=YES T555_OUT 92 E120 NO_TEST=YES T555_PWM 92 E121 NO_TEST=YES PP3V3_GPU_TSENSE 93 E122 NO_TEST=YES TSENSE_GPU_OVERTEMP_L 93 E123 NO_TEST=YES TSENSE_GPU_ADD0 93 E124 NO_TEST=YES TSENSE_GPU_ADD1 93 E125 NO_TEST=YES GPU_DIODE_PLUS 93 E126 NO_TEST=YES GPU_DIODE_MINUS 93 E127 NO_TEST=YES LED8700_P 136 E128 NO_TEST=YES LED8701_P 136 </pre>				<p>THE FOLLOWING PULSAR NETS WILL BE TESTED VIA TEST JET</p> <pre> E100 NO_TEST=YES CPU_A_TBN_CLK_R 26 E101 NO_TEST=YES CPU_B_TBN_CLK_R 26 E102 NO_TEST=YES CPU_A_APSYNC_R 26 E103 NO_TEST=YES CPU_B_APSYNC_R 26 E104 NO_TEST=YES NB_APSYNC_R 26 E105 NO_TEST=YES HT_SB_REFCLK_R 26 E106 NO_TEST=YES HT_NB_REFCLK_H0_R 26 E107 NO_TEST=YES HT_NB_REFCLK_L0_R 26 E108 NO_TEST=YES CLK_RAIREF_200M_P_R 26 E109 NO_TEST=YES CLK_RAIREF_200M_N_R 26 E110 NO_TEST=YES NB_PMR_CLK_P_R 26 E111 NO_TEST=YES NB_PMR_CLK_N_R 26 E112 NO_TEST=YES NB_PCIE_REFCLK_P_C 26 E113 NO_TEST=YES NB_PCIE_REFCLK_N_C 26 E114 NO_TEST=YES GFX_SLOT_PCIE_REFCLK_P_C 26 E115 NO_TEST=YES GFX_SLOT_PCIE_REFCLK_N_C 26 E116 NO_TEST=YES PCIE_A_REFCLKIN_P_C 26 E117 NO_TEST=YES PCIE_A_REFCLKIN_N_C 26 E118 NO_TEST=YES PCIE_B_REFCLKIN_P_C 26 E119 NO_TEST=YES PCIE_B_REFCLKIN_N_C 26 E120 NO_TEST=YES PCIE_C_REFCLKIN_P_C 26 E121 NO_TEST=YES PCIE_C_REFCLKIN_N_C 26 E122 NO_TEST=YES NB_DDR_REFCLK_P_R 26 E123 NO_TEST=YES NB_DDR_REFCLK_N_R 26 E124 NO_TEST=YES CLK_RAIR_25MHZ_R 26 E125 NO_TEST=YES QUAO_REF_25MHZ_R 26 E126 NO_TEST=YES SB_CLK25M_SATA_R 26 E127 NO_TEST=YES QUAI_REF_25MHZ_R 26 E128 NO_TEST=YES PCI_CLK33M_SB_EXT_R 26 E129 NO_TEST=YES SB_AIRPRT_CLK_33MHZ_R 26 E130 NO_TEST=YES CLK_RAIR_REFCLK_66M_R 26 E131 NO_TEST=YES SB_USB2_CLK_33MHZ_R 26 </pre>				<p>JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD. ADDING FUNC_TEST=TRUE TO THESE NETS</p> <pre> E100 NO_TEST=YES 100M_N<0> 82 97 E101 NO_TEST=YES 100M_P<0> 82 97 E102 NO_TEST=YES CKA_N<0> 84 97 E103 NO_TEST=YES CKA_P<0> 84 97 E104 NO_TEST=YES HT_NB_N<0> 98 101 E105 NO_TEST=YES HT_NB_P<0> 98 101 E106 NO_TEST=YES HT_NB_REFCLK_NF<0> 98 101 E107 NO_TEST=YES HT_NB_REFCLK_PF<0> 98 101 E108 NO_TEST=YES HT_NB_TO_SB_CAD_N<0..7> 101 E109 NO_TEST=YES HT_NB_TO_SB_CAD_P<0..7> 101 E110 NO_TEST=YES HT_NB_TO_SB_CLK_P<0> 101 E111 NO_TEST=YES HT_NB_TO_SB_CLK_N<0> 101 E112 NO_TEST=YES HT_SB_TO_NB_CAD_N<0..7> 101 E113 NO_TEST=YES HT_SB_TO_NB_CAD_P<0..7> 101 E114 NO_TEST=YES HT_SB_TO_NB_CLK_P<0> 101 E115 NO_TEST=YES HT_SB_TO_NB_CLK_N<0> 101 E116 NO_TEST=YES PCIE_SLOTA_TO_NB_N<0..15> 82 84 97 E117 NO_TEST=YES PCIE_SLOTA_TO_NB_P<0..15> 82 84 97 E118 NO_TEST=YES UATA_DA<0> 127 129 E119 NO_TEST=YES UATA_DD<1> 127 129 E120 NO_TEST=YES UATA_DD<14> 127 129 E121 NO_TEST=YES PCIE_NB_TO_SLOTA_N<0> 82 84 97 E122 NO_TEST=YES PCIE_NB_TO_SLOTA_N<3> 82 84 97 E123 NO_TEST=YES PCIE_NB_TO_SLOTA_NF<13> 82 97 E124 NO_TEST=YES PCIE_NB_TO_SLOTA_NF<7> 82 97 E125 NO_TEST=YES PCIE_NB_TO_SLOTA_P<1> 82 84 97 E126 NO_TEST=YES PCIE_NB_TO_SLOTA_P<10> 82 84 97 E127 NO_TEST=YES PCIE_NB_TO_SLOTA_PF<13> 82 97 E128 NO_TEST=YES PCIE_NB_TO_SLOTA_PF<14> 82 97 E129 NO_TEST=YES PCIE_NB_TO_SLOTA_NF<12> 82 97 E130 NO_TEST=YES PCIE_NB_TO_SLOTA_PF<10> 82 97 E131 NO_TEST=YES PCIE_NB_TO_SLOTA_PF<4> 82 97 E132 NO_TEST=YES HT_MB_TO_NB_CTL_N<1> 98 E133 NO_TEST=YES HT_MB_TO_NB_CTL_P<1> 98 E134 NO_TEST=YES HT_NB_TO_MB_CTL_P<1> 98 E135 NO_TEST=YES HT_NB_TO_MB_CTL_N<0> 101 E136 NO_TEST=YES HT_SB_TO_NB_CTL_P<0> 101 E137 NO_TEST=YES CLK_KOD_100M_NF<0> 82 97 E138 NO_TEST=YES CLK_KOD_100M_PF<0> 82 97 E139 NO_TEST=YES EI_CPU_TO_NB_CLK_N 43 56 E140 NO_TEST=YES EI_CPU_TO_NB_CLK_P 43 56 E141 NO_TEST=YES EI_CPU_TO_NB_SR_N<1> 43 56 E142 NO_TEST=YES EI_CPU_TO_NB_SR_P<1> 43 56 E143 NO_TEST=YES EI_NB_TO_CPU_CLK_N 43 56 E144 NO_TEST=YES EI_NB_TO_CPU_CLK_P 43 56 E145 NO_TEST=YES EI_NB_TO_CPU_SR_N<0> 43 56 E146 NO_TEST=YES EI_NB_TO_CPU_SR_P<0> 43 56 </pre>			
A	B	C	D					A							


FUNC TEST 2 OF 2

SYNC_MASTER=FINO-ME SYNC_DATE=05/19/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	9 OF	154
NONE			

1.8V VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=1.85V FOR FRAMEBUFFER.
 IRU3037ACS VREF=0.8VDC
 $V_{OUT} = V_{REF} * (R_{903} + R_{905}) / R_{905} = 1.85VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 10.9A PEAK
 7.2A CONTINUOUS

POWER BUDGET CURRENT OF FET
 2.7A PEAK
 2.3A CONTINUOUS

1.8V VREG
 SYNC_MASTER=M33-PC SYNC_DATE=05/19/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	11 OF	154
NONE			


KODIAK CORE VOLTAGE REGULATOR

NOTE:

IRU3037ACS VREF=0.8VDC
 $V_{OUT}=V_{REF} \cdot (R_{1203}+R_{1205})/R_{1205}=1.30VDC$


LOAD FROM POWER BUDGET
 8.5A PEAK CURRENT DRAW
 7.2A CONTINUOUS CURRENT DRAW

1.35V R1205=2.87K
 1.30V R1205=3.24K
 1.25V R1205=4.02K



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35381145	1	MM1571FN	U1270	CRITICAL	


PP1V5_PWRON PULSAR



1.5V Vreg		
SYNC_MASTER=FINO-PC	SYNC_DATE=05/19/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	12 OF	154
NONE			

PP1V2_ALL VOLTAGE REGULATOR




NOTE:
 SET OUTPUT=1.22-1.23V
 IRU3037ACS VREF=0.8VDC
 $VOUT=VREF * (R1003+R1005)/R1005=1.22-1.23VDC$

POWER BUDGET CURRENT OF TOTAL RAILS
 3.2A PEAK
 2.6A CONTINUOUS

PP1V2_PWRON FET SWITCH


PEAK CURRENT 1.3A
 1.0A CONTINUOUS



PP1V2_PWRON COMES UP BEFORE GPU_POWERUP_L SO THAT SHASTA CORE GETS POWER BEFORE ANYTHING ELSE

PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT




1.2V Vreg	
SYNC_MASTER=FINO-PC	SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	13 OF	154
NONE			


PP2V5_ALL VOLTAGE REGULATOR

NOTE:
 SET OUTPUT=2.5V
 IRU3037CS VREF=1.24VDC
 $V_{OUT} = V_{REF} * (R_{1581} + R_{1582}) / R_{1582} + 1 = 5.505VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 0.2A PEAK
 0.1A CONTINUOUS



PP2V5_PWRON FET SWITCH PEAK CURRENT 0.1A

PP2V5_RUN FET SWITCH PEAK CURRENT 0.1A




2.5V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	15 OF	154
NONE			



POWER SEQUENCING PIN TO DELAY TO BRING UP 3.3V LAST FOR SHASTA

5V & 3.3V Fets

SYNC_MASTER=FINO-PC SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. 07
	SCALE NONE	SHT 16 OF 154	

Page Notes

Power aliases required by this page:



Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- VESTA1V2_BURST / VESTA1V2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

VESTA JTAG

139 132 17 7 =PP3V3_ENETFW

VESTA HAS INTERNAL PULLUPS. MLB PULLUPS MAY BE NOSTUFFED IN EVT.




M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS

=PP2V5_ENETFW 7 132 139





M23: PP3V3_ENETFW IS AN ALL RAIL

139 132 17 7 =PP3V3_ENETFW



























M23: PP3V3_ENETFW IS AN ALL RAIL

139 132 17 7 =PP3V3_ENETFW



To keep Vesta from being held in reset when system is off
NOTE: Reset GPIO is active HIGH



2.5V_EN
0 - OVDD=3.3V
1 - OVDD=2.5V
WHEN OVDD=2.5V GMII PINS ARE NOT 3.3V TOLERANT


Vesta Core / Misc

SYNC_MASTER=FINO-HC SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	REV.
NONE	17	154	




59A6 42A4 20A8 3A4 =PPVCORE_PWRON_NB

KODIAK CORE
PP1900
P4MM
3K
1.6V
Q63 = PP1V6

SEE_TABLE

U1900
KODIAK-ASIC-040812
CORE & PCI-E POWER
BGA
(9 OF 10)
(1.6V-1.2V)

N15	VDD_CORE	CORE_GND	N14
P17	VDD_CORE	CORE_GND	P16
P21	VDD_CORE	CORE_GND	P20
R14	VDD_CORE	CORE_GND	R15
R18	VDD_CORE	CORE_GND	R19
R22	VDD_CORE	CORE_GND	R23
T16	VDD_CORE	CORE_GND	T17
T20	VDD_CORE	CORE_GND	T21
U15	VDD_CORE	CORE_GND	U14
U19	VDD_CORE	CORE_GND	U18
V17	VDD_CORE	CORE_GND	V16
V21	VDD_CORE	CORE_GND	V20
W14	VDD_CORE	CORE_GND	W15
W18	VDD_CORE	CORE_GND	W19
W22	VDD_CORE	CORE_GND	W23
Y16	VDD_CORE	CORE_GND	Y17
Y20	VDD_CORE	CORE_GND	Y21
AA15	VDD_CORE	CORE_GND	AA14
AA19	VDD_CORE	CORE_GND	AA18
AA23	VDD_CORE	CORE_GND	AA22
AB17	VDD_CORE	CORE_GND	AB16
AB21	VDD_CORE	CORE_GND	AB20
AC14	VDD_CORE	CORE_GND	AC15
AC18	VDD_CORE	CORE_GND	AC19
AC22	VDD_CORE	CORE_GND	AC23



KODIAK CORE & BYPASS

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

LAST MODIFIED=Thu May 19 14:26:38 2005
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE		SHT	OF
NONE		19	154

Page Notes


Power aliases required by this page:
 - =PP3V3_PWRON_SB_PCI64 (VIO1) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB_PCI32 (VIO2) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB
 - =PP2V5_PWRON_SB
 - =PP1V2_PWRON_SB_VCORE

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Power Sequencing:
 Must power Shasta VCore rail before any other Shasta supplies.



U2300 SHASTA V1.1 BGA-LF (1 OF 8)

POWER SEE_TABLE

Shasta max (est 06/30/03) current:

- DIGITAL - 1.2V - 950 mA (1175 mW)
- ANALOG12 - 1.2V - 600 mA (760 mW)
- VDDP - 2.5V - 100 mA (250 mW)
- I/O 2.5 - 2.5V - 20 mA (50 mW)
- I/O 3.3 - 3.3V - 220 mA (770 mW)

Total: 3615 mW

Shasta Core Power

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	23		154

N/C ALIASES

N/C RAINIER CLOCKS

NC_CLK_RAI_REFCLK_66M == CLK_RAI_REFCLK_66M 26
MAKE_BASE=TRUE

NC_CLK_RAI_GIGE_25MHZ == CLK_RAI_GIGE_25MHZ 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_P<0> == CLK_RAI_200M_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_N<0> == CLK_RAI_200M_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_P<0> == CLK_RAI_PCIEA_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_N<0> == CLK_RAI_PCIEA_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_P<0> == CLK_RAI_PCIEB_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_N<0> == CLK_RAI_PCIEB_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_P<0> == CLK_RAI_PCIEC_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_N<0> == CLK_RAI_PCIEC_N<0> 26
MAKE_BASE=TRUE

N/C CPUB CLOCKS

NC_CPU_TBEN_CLK == CPU_TBEN_CLK 26
MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_P == EI_CPU_B_SYSCLK_P 26
MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_N == EI_CPU_B_SYSCLK_N 26
MAKE_BASE=TRUE

NC_CPU_B_APSYNC == CPU_B_APSYNC 26
MAKE_BASE=TRUE

CPU_TBEN_CLK IS FOR Q63 ONLY
IT IS THE INPUT TO THE AND GATE WHICH
GENERATES CPUA AND CPUB_TBEN_CLK

N/C QUASAR CLOCKS

NC_RAM_ARB0_REF25MHZ == RAM_ARB0_REF25MHZ 26
MAKE_BASE=TRUE


NC_RAM_ARB1_REF25MHZ == RAM_ARB1_REF25MHZ 26
MAKE_BASE=TRUE

CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	497
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	498
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	499
26 PCI_CLK33M_SB_EXT_RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB	500

NOTE:
ALL OTHER CLOCK CONSTRAINTS ON THEIR
RESPECTIVE BUS PAGES

26 PCI_CLK33M_USB2 == PCI_CLK33M_USB2 122
MAKE_BASE=TRUE



Pulsar Aliases

SYNC_MASTER=FINO-ME SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	27 OF	154
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_CLK10M_XTAL	0.38MM SPACING	
SMU_CLK10M_XOUT	0.38MM SPACING	
SMU_CLK10M_XOUT_R	0.38MM SPACING	
RTC_CLK32K_XTAL	0.38MM SPACING	
RTC_CLK32K_X1	0.38MM SPACING	
SMU_IO_RESET_L	P3MM SPACING	
SYS_NORTH_RESET_L	0.25MM SPACING	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_RESET	0.25MM SPACING	
SMU_RESET	0.25MM SPACING	
SMU_RESET	P3MM SPACING	
SMU_RESET	P3MM SPACING	


ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_RESET	0.25MM SPACING	
SMU_RESET	0.25MM SPACING	
SMU_RESET	P3MM SPACING	
SMU_RESET	P3MM SPACING	

SYS_NORTH_RESET_L	687	20C3	28B1	28C3	28D6	30D8
SYS_IO_RESET_L	21C5	24B7	29D6	119A4	122A7	29D7
CLOCK_RESET_L	26D7	28B3				
SYS_RESET_BUTTON_L	6C7	8D6	28B3	28C1		




Page Notes

- Power aliases required by this page:
 - =PP3V3_ALL_SMU
 - =PP3V3_ALL_RTC
 - =PP3V3_PWRON_SMU
 - =PPVREF_SMU (SMU AVCC OR 2.5V REFERENCE)
- Signal aliases required by this page: (NONE)
- BOM options provided by this page: (NONE)
- NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.
- NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.
- NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.
- NOTE: Pinout matches SMU pinout v1.51.



SMU Pull-ups / pull-down



System Management Unit

Alternate Functions

Tower & Server

Port	Signal	Port	Signal
28C3	CPU VID<0>	29A5	SAT MRESET L
28C3	CPU VID<1>	30D4	CPU A_INSERTED L
28C3	CPU VID<2>	30C3	CPU_B_INSERTED L
28C3	I2C_SMU_CPU_SDA_IN	32A5	SMU_FAN_PWM8
28C3	I2C_SMU_CPU_SCL_IN	32A5	SMU_FAN_PWM9
28B6	I2C_SMU_A_SDA_IN	39D8	I2C_SMU_A_SDA
28B6	I2C_SMU_A_SDA_OUT_L	39D8	I2C_SMU_A_SCL
28C3	CPU VID<3>	32B5	SMU_FAN_RPM6
28C3	CPU VID<4>	32A5	SMU_FAN_RPM7
28B6	I2C_SMU_A_SCL_IN	29C3	NB_TDI
28B6	I2C_SMU_A_SCL_OUT_L	29C3	NB_TCK
28B3	I2C_SMU_CPU_SDA_OUT_L	6C7	NB_TMS
28B3	I2C_SMU_CPU_SCL_OUT_L	28B3	NB_TDO_SMU

System Management Unit

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	
NONE	28	154	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11483921	1	RES, 39.2 OHM, 1%, 402	R2903	20_INCH_LCD


SMU SUPPLEMENTAL (2)

SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT OF	29 OF 154



SMU SUPPLEMENTAL (3)

SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	30 OF 154	
NONE			

SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63) M23 NET NAME M23 SMU ALLOCATION Q63 NET NAME (SHARED PAGE)

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
Q63 NC'S THESE AS IT USES A SAT.		CPU_SENSE_I0 P0.0	
		CPU_SENSE_V0 P0.1	
		CPU_TEMPO P0.2	
		CPU_BYPASS P0.3	
M23/M33 DOESN'T HAVE THOSE FANS.	NC_SMU_FAN_RPM3	FAN_CNTRL0_4 P0.4	SMU_FAN_RPM3 28
	NC_SMU_FAN_RPM4	FAN_CNTRL0_5 P0.5	SMU_FAN_RPM4 28
	NC_SMU_FAN_RPM5	FAN_CNTRL0_6 P0.6	SMU_FAN_RPM5 28
Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE. M23/M33 DOESN'T USE. P1.0 NC ON PG 7.	NC_SMU_SER_SEL	SMU_SCCL_SEL P0.7	SMU_SER_SEL 28
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.		CPU_SENSE_I1 P1.1	
		CPU_SENSE_V1 P1.2	
		CPU_TEMP1 P1.3	
		PS1_3 P1.3	
		PS1_4 P1.4	
M23/M33 DOESN'T USE P1.4. NC ON PG 7.		POWERFAIL* P1.5	
CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE. CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR?	NC_SMU_CPU_VID_LE0	CPU_VID_LE0 P1.6	SMU_FAN_TACH9 28
CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE. M23/M33 DOESN'T HAVE THIS FAN.	NC_SYS_DOOR_AJAR_L	DOOR_AJAR* P1.7	SYS_DOOR_AJAR_L 28
	NC_SMU_CPU_VID_LE1	CPU_VID_LE1 P2.0	SMU_FAN_TACH6 28
	NC_SMU_FAN_TACH7	FAN_TACH2_1 P2.1	SMU_FAN_TACH7 28
		FAN_TACH2_2 P2.2	
		FAN_TACH2_3 P2.3	
		FAN_TACH2_4 P2.4	
M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7. M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.	NC_SMU_FAN_TACH3	FAN_TACH2_5 P2.5	SMU_FAN_TACH3 28
	NC_SMU_FAN_TACH4	FAN_TACH2_6 P2.6	SMU_FAN_TACH4 28
	NC_SMU_FAN_TACH5	FAN_TACH2_7 P2.7	SMU_FAN_TACH5 28
M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.	I2C_SMU_A_SDA	IIC_A_DAT P3.0	I2C_SMU_A_SDA_IN 28
	I2C_SMU_A_SCL	IIC_A_CLK P3.1	I2C_SMU_A_SDA_OUT_L 28
	SMU_JTAG_TDI	TDI P3.2	I2C_SMU_A_SCL_IN 28
	SMU_JTAG_TCK	TCK P3.3	I2C_SMU_A_SCL_OUT_L 28
		IIC_E_DAT P3.4	
		IIC_E_CLK P3.5	
		DIAG_LED P3.6	
		OVERTEMP* P3.7	
		CPU_VID[0] P6.0	
		CPU_VID[1] P6.1	
		CPU_VID[2] P6.2	
		CPU_VID[3] P6.3	
		CPU_VID[4] P6.4	
		CPU_VID[5] P6.5	
		DEBUG_RXD P6.6	
		DEBUG_TXD P6.7	
		IIC_B_DAT P7.0	
		IIC_B_CLK P7.1	
Q63 USE OF P7.2 IS PWM FAN SELECT BETWEEN CPU OR NB TMS AND TDO FROM/TO SMU	SMU_CPU_NB_SEL	CPU_TMS P7.2	I2C_SMU_CPU_SDA_IN 28
		FAN_CNTRL7_3 P7.3	
M23/M33 DOESN'T HAVE THIS FAN (P7.4) M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.	NC_I2C_SMU_CPU_SCL_IN	FAN_CNTRL7_4 P7.4	I2C_SMU_CPU_SCL_IN 28
		FAN_CNTRL7_5 P7.5	
		VDNAP2 P7.6	
		FAN_CNTRL7_7 P7.7	
		SYSTEM_LED P8.0	
		NB_RESET* P8.1	
		PME* P8.2	
M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.	SB_VDNAP0	VDNAP0 P8.3	SB_CPU_VDNAP0_OR_QREQ_OR_SPDIF 28
		SLEWING* P8.4	
	SMU_JTAG_TMS	NB_TMS P8.5	I2C_SMU_CPU_SDA_OUT_L 28
		POWERUP* P8.6	
		SLEEP P8.7	
		CLK_RESET* P9.0	
Q63 USE OF P9.1 IS TACH 8.	CPU_HRESET	CPU_HRESET P9.1	SMU_FAN_TACH8 28
		SMU_DOORBELL* P9.2	
		STOP_XTAL* P9.3	
		PS9_5 P9.5	
		PS9_6 P9.6	
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7. M23/M33 HAS NO SLOTS.	NC_SLOT_TOTAL_PWR	SLOT_TOTAL_PWR P9.7	SYS_SLOT_PWR 28
		VDNAP1 P10.0	
		IO_RESET* P10.1	
		SUSPEND_ACK* P10.2	
		SUSPEND_IO_ACK* P10.3	
		SUSPEND_REQ* P10.4	
		PWR_BUTTON* P10.5	
		RST_BUTTON* P10.6	
	SMU_JTAG_TDO	TDO P10.7	I2C_SMU_CPU_SCL_OUT_L 28




SMU SUPPLEMENTAL (4)

SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	31 OF	154
NONE			



Fan 0, 1 & System Temp

SYNC_MASTER=F1NO-PC SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	32 OF 154



Fan 2 & HD Temp

SYNC_MASTER=FINO-PC SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. 07
	SCALE NONE	SHEET 33 OF	TOTAL SHEETS 154


SMU AND NB I2C A BUS




SB I2C BUS




SMU I2C B BUS




SMU I2C E BUS



NB I2C C BUS



NB I2C B BUS



I2C Connections

SYNC_MASTER=FINO-ME SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	39 OF 154



U1900
BGA
(7 OF 10)
PART 0
PWR/GND

KODIAK-ASIC-040812

KODIAK EI PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	OF
		41	154

D

D

C


C

B

B

A

A




KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU PLEASE HAVE THE KODIAK TEAM REVIEW

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

KODIAK EI A		
SYNC_MASTER=Q63	SYNC_DATE=05/19/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT OF	42 154



REMOVED BACKUP TERMINATION OPTIONS TO OPTIMIZE ROUTING.

PCB: PLACE R4303 AND R4301 AT PROCESSOR PINS

PG 49 & 52 HAVE MORE CAPS

CRITICAL
U4300
 CBGA
 NEO-10S-REV2
 1.8GHZ-76C

QREQ_L AND SUSPENDREQ_L AND HACK
 SAME AS Q45

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0920	353S0867		U4310	PERICOM ANALOG SWITCH CRITICAL

CPU EI AND IO
 SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	OF
		43	154

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU. PLEASE HAVE THE KODIAK TEAM REVIEW

EI OUTPUT TO CPU B

EI INPUT FROM CPU B

5688	45D8	EI_NB_TO_CPU_B_CLK_P	AT08	API1_BCLKIP	API1_BCLKOP	AT16	EI_CPU_B_TO_NB_CLK_P	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_CLK_N	AR08	API1_BCLKIN	API1_BCLKON	AR16	EI_CPU_B_TO_NB_CLK_N	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<0>	AM12	API1_ADI0	API1_ADO0	AF20	EI_CPU_B_TO_NB_AD<0>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<1>	AM12	API1_ADI1	API1_ADO1	AR20	EI_CPU_B_TO_NB_AD<1>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<2>	AL12	API1_ADI2	API1_ADO2	AR20	EI_CPU_B_TO_NB_AD<2>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<3>	AK12	API1_ADI3	API1_ADO3	AT20	EI_CPU_B_TO_NB_AD<3>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<4>	AP11	API1_ADI4	API1_ADO4	AL19	EI_CPU_B_TO_NB_AD<4>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<5>	AL11	API1_ADI5	API1_ADO5	AP19	EI_CPU_B_TO_NB_AD<5>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<6>	AP12	API1_ADI6	API1_ADO6	AM20	EI_CPU_B_TO_NB_AD<6>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<7>	AR12	API1_ADI7	API1_ADO7	AM18	EI_CPU_B_TO_NB_AD<7>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<8>	AT12	API1_ADI8	API1_ADO8	AL18	EI_CPU_B_TO_NB_AD<8>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<9>	AM12	API1_ADI9	API1_ADO9	AM18	EI_CPU_B_TO_NB_AD<9>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<10>	AG12	API1_ADI10	API1_ADO10	AP18	EI_CPU_B_TO_NB_AD<10>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<11>	AM13	API1_ADI11	API1_ADO11	AR18	EI_CPU_B_TO_NB_AD<11>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<12>	AJ12	API1_ADI12	API1_ADO12	AT18	EI_CPU_B_TO_NB_AD<12>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<13>	AG14	API1_ADI13	API1_ADO13	AR18	EI_CPU_B_TO_NB_AD<13>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<14>	AM10	API1_ADI14	API1_ADO14	AP17	EI_CPU_B_TO_NB_AD<14>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<15>	AL10	API1_ADI15	API1_ADO15	AL17	EI_CPU_B_TO_NB_AD<15>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<16>	AM10	API1_ADI16	API1_ADO16	AM20	EI_CPU_B_TO_NB_AD<16>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<17>	AP10	API1_ADI17	API1_ADO17	AT20	EI_CPU_B_TO_NB_AD<17>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<18>	AR10	API1_ADI18	API1_ADO18	AK20	EI_CPU_B_TO_NB_AD<18>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<19>	AT10	API1_ADI19	API1_ADO19	AM19	EI_CPU_B_TO_NB_AD<19>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<20>	AK10	API1_ADI20	API1_ADO20	AG20	EI_CPU_B_TO_NB_AD<20>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<21>	AJ10	API1_ADI21	API1_ADO21	AL20	EI_CPU_B_TO_NB_AD<21>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<22>	AM08	API1_ADI22	API1_ADO22	AM16	EI_CPU_B_TO_NB_AD<22>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<23>	AN08	API1_ADI23	API1_ADO23	AM16	EI_CPU_B_TO_NB_AD<23>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<24>	AL08	API1_ADI24	API1_ADO24	AL16	EI_CPU_B_TO_NB_AD<24>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<25>	AP07	API1_ADI25	API1_ADO25	AK16	EI_CPU_B_TO_NB_AD<25>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<26>	AT06	API1_ADI26	API1_ADO26	AP15	EI_CPU_B_TO_NB_AD<26>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<27>	AR06	API1_ADI27	API1_ADO27	AL15	EI_CPU_B_TO_NB_AD<27>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<28>	AP08	API1_ADI28	API1_ADO28	AP16	EI_CPU_B_TO_NB_AD<28>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<29>	AT04	API1_ADI29	API1_ADO29	AM14	EI_CPU_B_TO_NB_AD<29>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<30>	AR04	API1_ADI30	API1_ADO30	AL14	EI_CPU_B_TO_NB_AD<30>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<31>	AP05	API1_ADI31	API1_ADO31	AM14	EI_CPU_B_TO_NB_AD<31>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<32>	AM06	API1_ADI32	API1_ADO32	AP14	EI_CPU_B_TO_NB_AD<32>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<33>	AR06	API1_ADI33	API1_ADO33	AR14	EI_CPU_B_TO_NB_AD<33>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<34>	AP06	API1_ADI34	API1_ADO34	AT14	EI_CPU_B_TO_NB_AD<34>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<35>	AP04	API1_ADI35	API1_ADO35	AR14	EI_CPU_B_TO_NB_AD<35>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<36>	AM03	API1_ADI36	API1_ADO36	AP13	EI_CPU_B_TO_NB_AD<36>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<37>	AN01	API1_ADI37	API1_ADO37	AL13	EI_CPU_B_TO_NB_AD<37>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<38>	AL06	API1_ADI38	API1_ADO38	AM16	EI_CPU_B_TO_NB_AD<38>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<39>	AL05	API1_ADI39	API1_ADO39	AM15	EI_CPU_B_TO_NB_AD<39>	45D6	5688
5688	45D8	EI_NB_TO_CPU_B_AD<40>	AL04	API1_ADI40	API1_ADO40	AT14	EI_CPU_B_TO_NB_AD<40>	4586	5688
5688	45D8	EI_NB_TO_CPU_B_AD<41>	AL03	API1_ADI41	API1_ADO41	AM14	EI_CPU_B_TO_NB_AD<41>	4586	5688
5688	45D8	EI_NB_TO_CPU_B_AD<42>	AN02	API1_ADI42	API1_ADO42	AM14	EI_CPU_B_TO_NB_AD<42>	4586	5688
5688	45D8	EI_NB_TO_CPU_B_AD<43>	AM03	API1_ADI43	API1_ADO43	AM17	EI_CPU_B_TO_NB_AD<43>	4586	5688

API-PROC B (2 OF 10)

KODIAK-NS1C-040812

KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.


WE MAY NEED A DIFFERENT ELECTRICAL_CONSTRAINT_SET FOR CPU_A AND CPU_B.

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

PP4413


PP4400, PP4401, PP4402, PP4403, PP4404, PP4405

WIRE TP_NB_APSYNC TO A TEST POINT



NET_SPACING_TYPE		
NB_CPU_B0_INT_L	P3MM SPACING	2488 4488
NB_CPU_B1_INT_L	P3MM SPACING	24A8 4488

PULL DOWN QREQS TO NB



KODIAK EI B

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-6863	REV.: 07
	SCALE: NONE	SHT: 44	OF: 154



NOTES
 JTAG DRIVEN ON SMU PG 30
 QREQ PULLDOWNS ON Q63 SHARED PAGE
 SRESET DRIVEN ON PG 56
 INT DRIVEN BY KODIAK

4.7K RESISTORS FOR MANUFACTURING-TEST-TYPE PULLUPS OR PULLDOWNS.
 1K RESISTORS FOR IMPORTANT USE OR STRAPPING OPTIONS.

>= 1.8 GHZ *

SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4734	EI_3T01
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4718	EI_2T01

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4728	EI_2T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4712	EI_3T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4736	
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4720	NOSTUFF


SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4732	CPU_PLL_LOW
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4716	CPU_PLL_HIGH
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4732	CPU_PLL_MEDIUM
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4716	NOSTUFF

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4722	AVPRESET OFF
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4738	AVPRESET ON


* STUFF THESE ON M23.

PROCESSOR BUS CONFIGURATION



CPU STRAPS
 SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	47 OF		154



CPU POWER AND BYPASS

SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT OF	48 OF 154



PROC DECOUPLING




SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. 07
	SCALE NONE	SHT 49 OF	154




Signal	MIN LINE WIDTH	MIN NECK WIDTH	Signal	MIN LINE WIDTH	MIN NECK WIDTH
GD1_DRN	0.25 MM	0.25 MM	GD2_DRN	0.25 MM	0.25 MM
GD1_BST	0.25 MM	0.25 MM	GD2_BST	0.25 MM	0.25 MM
GD1_VREG	0.25 MM	0.25 MM	GD2_VREG	0.25 MM	0.25 MM
GD1_VPN	0.25 MM	0.25 MM	GD2_VPN	0.25 MM	0.25 MM
GD1_TG	0.25 MM	0.25 MM	GD2_TG	0.25 MM	0.25 MM
GD1_BG	0.25 MM	0.25 MM	GD2_BG	0.25 MM	0.25 MM
GD1_FET_RC	0.25 MM	0.25 MM	GD2_FET_RC	0.25 MM	0.25 MM
GD1_PN	0.60 MM	0.25 MM	GD2_PN	0.25 MM	0.25 MM
GD1_BST_R	0.25 MM	0.25 MM	GD2_BST_R	0.25 MM	0.25 MM

PHYSICAL CONSTRAINTS

Signal	MIN LINE WIDTH	MIN NECK WIDTH	Signal	MIN LINE WIDTH	MIN NECK WIDTH
VC_OSCREF	0.25 MM	0.20 MM	VC_ERRROUT	0.25 MM	0.20 MM
CPU VID R<0..5>	0.25 MM	0.20 MM	VC_OS_HUB_RC	0.25 MM	0.20 MM
VC_DACSTEP	0.25 MM	0.20 MM	VC_OUTSEN	0.25 MM	0.20 MM
VC_AGN	0.50 MM	0.20 MM	VC_OUTSEN_R	0.25 MM	0.20 MM
VC_BGOUT	0.25 MM	0.20 MM	VCORE_SENSE_GND	0.25 MM	0.20 MM
VC_OS1	0.25 MM	0.20 MM	VCORE_SENSE_VOUT	0.25 MM	0.20 MM
VC_OS2	0.25 MM	0.20 MM	VC_AUX1	0.25 MM	0.25 MM
VC_VCC	0.25 MM	0.25 MM	VC_AUX2	0.25 MM	0.25 MM
VC_OS_HUB	0.25 MM	0.20 MM	VC_OUT1	0.45 MM	0.25 MM
VC_OUTSEN	0.25 MM	0.20 MM	VC_OUT2	0.45 MM	0.25 MM
VC_OUTSEN_R	0.25 MM	0.20 MM	VC_ERRROUT	0.25 MM	0.20 MM
VCORE_SENSE_GND	0.25 MM	0.20 MM	VC_ERRROUT_RC	0.25 MM	0.20 MM
VCORE_SENSE_VOUT	0.25 MM	0.20 MM	VC_OS_HUB_RC	0.25 MM	0.20 MM
VC_AUX1	0.25 MM	0.25 MM	EI_REFCLK_AVDD	0.20 MM	0.08 MM
VC_AUX2	0.25 MM	0.25 MM			

CPU VCORE VREG
 SYNC_MASTER=M33-MS SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 DRAWING NUMBER: 051-6863
 REV: 07
 SCALE: NONE SHT: 50 OF 154




CPU VCORE MORE BYPASS

SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT		OF
NONE	52		154

8

7

6

5


4

3

2

1

PROCESSOR AVDD VREG



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0671	1	IIC_MM1572FN, 2.5V, 150MA, REG, 5P SOT-25A	U5470	AVDD_2V5
353S0807	1	IIC_MM1572, 2.8V, 150MA, REG, 5P SOT-25A	U5470	AVDD_2V8

- ZH5400 HOLE-VIA 1
- ZH5401 HOLE-VIA 1
- ZH5402 HOLE-VIA 1
- ZH5403 HOLE-VIA 1
- ZH5404 HOLE-VIA 1
- ZH5405 HOLE-VIA 1
- ZH5406 HOLE-VIA 1
- ZH5407 HOLE-VIA 1
- ZH5408 HOLE-VIA 1
- ZH5409 HOLE-VIA 1
- ZH5410 HOLE-VIA 1
- ZH5411 HOLE-VIA 1
- ZH5412 HOLE-VIA 1
- ZH5413 HOLE-VIA 1
- ZH5414 HOLE-VIA 1
- ZH5415 HOLE-VIA 1
- ZH5416 HOLE-VIA 1
- ZH5417 HOLE-VIA 1
- ZH5418 HOLE-VIA 1
- ZH5419 HOLE-VIA 1
- ZH5420 HOLE-VIA 1
- ZH5421 HOLE-VIA 1
- ZH5422 HOLE-VIA 1
- ZH5423 HOLE-VIA 1
- ZH5424 HOLE-VIA 1
- ZH5425 HOLE-VIA 1
- ZH5426 HOLE-VIA 1
- ZH5427 HOLE-VIA 1
- ZH5428 HOLE-VIA 1
- ZH5429 HOLE-VIA 1
- ZH5430 HOLE-VIA 1
- ZH5431 HOLE-VIA 1
- ZH5432 HOLE-VIA 1
- ZH5433 HOLE-VIA 1
- ZH5434 HOLE-VIA 1
- ZH5435 HOLE-VIA 1
- ZH5436 HOLE-VIA 1
- ZH5437 HOLE-VIA 1
- ZH5438 HOLE-VIA 1
- ZH5439 HOLE-VIA 1
- ZH5440 HOLE-VIA 1
- ZH5441 HOLE-VIA 1
- ZH5442 HOLE-VIA 1
- ZH5443 HOLE-VIA 1
- ZH5444 HOLE-VIA 1
- ZH5445 HOLE-VIA 1
- ZH5446 HOLE-VIA 1
- ZH5447 HOLE-VIA 1
- ZH5448 HOLE-VIA 1
- ZH5449 HOLE-VIA 1
- ZH5450 HOLE-VIA 1
- ZH5451 HOLE-VIA 1
- ZH5452 HOLE-VIA 1
- ZH5453 HOLE-VIA 1
- ZH5454 HOLE-VIA 1
- ZH5455 HOLE-VIA 1
- ZH5456 HOLE-VIA 1
- ZH5457 HOLE-VIA 1
- ZH5458 HOLE-VIA 1
- ZH5459 HOLE-VIA 1
- ZH5460 HOLE-VIA 1
- ZH5461 HOLE-VIA 1
- ZH5462 HOLE-VIA 1
- ZH5463 HOLE-VIA 1
- ZH5464 HOLE-VIA 1
- ZH5465 HOLE-VIA 1
- ZH5466 HOLE-VIA 1
- ZH5467 HOLE-VIA 1
- ZH5468 HOLE-VIA 1
- ZH5469 HOLE-VIA 1
- ZH5470 HOLE-VIA 1
- ZH5471 HOLE-VIA 1

CPU AVDD VREG

SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	
NONE	54	154	


PROCESSOR TEMP SENSE (TDIODE EXCITATION CIRCUIT AND OPAMP)



PROCESSOR VCORE VOLTAGE SENSE




2.5V PRECISION VOLTAGE REFERENCE SOURCE




PHYSICAL CONSTRAINTS

	MIN LINE WIDTH	MIN NECK WIDTH
TD0 <1..4>	0.25 MM	0.25 MM
PP12V_CPU_R	0.60 MM	0.25 MM
TD0_CURRENT	0.25 MM	0.25 MM
TD0_BUFFERED	0.25 MM	0.25 MM
KP_V<1..2>	0.25 MM	0.25 MM
KP_V<1..2>	0.25 MM	0.25 MM
CPU_SENSE_KP_V	0.25 MM	0.25 MM
PP3V3_OPAMP	0.60 MM	0.25 MM
INA138_OUT	0.25 MM	0.25 MM
CPU_SENSE_I_R	0.25 MM	0.25 MM
CPU_SENSE_I	0.25 MM	0.25 MM
CPU_SENSE_V	0.25 MM	0.25 MM
CPU_TEMP	0.25 MM	0.20 MM
CPU_TEMP_R	0.25 MM	0.20 MM
AVDDVC_NOISE	0.25 MM	0.20 MM
AVDDVB_CONT	0.25 MM	0.20 MM
PP12V_CPU_R	0.60 MM	0.25 MM
DAGND	0.60 MM	0.25 MM

FMAX CONNECTOR



PROCESSOR VCORE CURRENT SENSE (USING 12V INPUT CURRENT TO DERIVE CPU CURRENT)



T, V, I SENSORS

SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	
NONE	55	154	

CONNECT PULSAR CLKS TO CPU/NB

Table with 3 columns: Signal Name, Component, and Pin Number. Includes connections for EI CPU SYSCLK P, EI CPU SYSCLK N, EI CPU APSYCN, EI CPU TBMN CLK, and EI NB APSYCN.

CONNECT KODIAK EI A TO/FROM CPU

Table with 3 columns: Signal Name, Component, and Pin Number. Includes connections for EI NB TO CPU CLK P, EI NB TO CPU CLK N, EI NB TO CPU AD, EI NB TO CPU SR, and EI NB TO CPU SR N.

Table with 3 columns: Signal Name, Component, and Pin Number. Includes connections for EI CPU TO NB CLK P, EI CPU TO NB CLK N, EI CPU TO NB AD, EI CPU TO NB SR, and EI CPU TO NB SR N.

CONNECT CPU TO KODIAK QREQ A0

Table with 3 columns: Signal Name, Component, and Pin Number. Includes connection for CPU TO NB QREQ L.

CONNECT CPU TO KODIAK QACK A0, NC OTHERWISE

Table with 3 columns: Signal Name, Component, and Pin Number. Includes connections for CPU QACK L, NC CPU A1 QACK L, NC CPU B0 QACK L, and NC CPU B1 QACK L.

CONNECT CPU TO KODIAK/SHASTA INT A0, NC OTHERWISE

Table with 3 columns: Signal Name, Component, and Pin Number. Includes connections for CPU INT L, NC NB CPU A1 INT L, NC NB CPU B0 INT L, and NC NB CPU B1 INT L.

CONNECT CPU TO SHASTA SRESET A0, NC OTHERWISE


Table with 3 columns: Signal Name, Component, and Pin Number. Includes connections for CPU SRESET L R, NOTUSED CPU A1 SRESET L, NOTUSED CPU B0 SRESET L, and NOTUSED CPU B1 SRESET L.

WIRE OUT KODIAK AND CPU SIGNALS FOR TP'S

Table with 3 columns: Signal Name, Component, and Pin Number. Includes connections for TP NB B TRIGGER OUT, TP NB A TRIGGER OUT, TP CPU APSYNCOUT, TP CPU TRIGGER IN, TP CPU TRIGGER OUT, NC PSRO, NC PSRO ENABLE, TP CPU ATTENTION, and NC CPU AFN.

REMEMBER TO UPDATE NO_TEST PROPERTIES ON PG 6

CPU CHKSTOP OR MCP TO NB



EI BUS AND SYCLK CONSTRAINT LABELS

Table with 5 columns: Signal Name, ELECTRICAL_CONSTRAINT_SET, NET_SPACING_TYPE, NET_PHYSICAL_TYPE, and DIFFERENTIAL_PAIR. Lists various signal constraints like EI CPU TO NB CLK P, EI NB TO CPU CLK P, etc.


NC KODIAK EI B OUTPUT PORT

Table with 3 columns: Signal Name, Component, and Pin Number. Lists connections for NC EI NB TO CPU B CLK P, NC EI NB TO CPU B CLK N, NC EI NB TO CPU B AD, NC EI NB TO CPU B SR, and NC EI NB TO CPU B SR N.

NC KODIAK EI B INPUT PORT


Table with 3 columns: Signal Name, Component, and Pin Number. Lists connections for NC EI CPU B TO NB CLK P, NC EI CPU B TO NB CLK N, NC EI CPU B TO NB AD, NC EI CPU B TO NB SR, and NC EI CPU B TO NB SR N.

PULLUPS FOR SRESET'S FROM SHASTA



SRESET LEVEL-TRANSLATOR AND TWO-WAY GLITCH PROTECT

BUFFER LEVEL-SHIFTS SHASTA'S 3.3V PUSH-PULL SIGNAL TO CPU FOR FAST RISE/FALL TRANSITIONS. BUFFER HIGH-Z'S OUTPUT WHEN PROC VCORE NOT POWERED BUT OVDD IS, TO PROTECT OVDD-LEVEL OUTPUT FROM CPU SRESET PIN.




NOTE, NB UNUSED INTS DO NOT REQUIRE PULLUPS, ONLY SHASTA (SINCE ITS OUTPUTS ARE TEMPORARILY INPUTS ON BOOTUP). INT PULLUP IS SO INT PIN IS NOT FLOATING TO PROCESSOR BUT WEAK TO ALLOW KODIAK TO DRIVE PUSH-PULL STRONGLY

CPU ALIASES & MISC

SYNC_MASTER=FINO-MS SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE, SHEET, OF, DRAWING NUMBER, REV. Includes Apple logo and drawing number 051-6863.




U1900
BGA
(8 OF 10)
PART 1
PWR/GND

KODIAK-ASTC-040812


Q63: SEE P.20 FOR MORE DECOUPLING CAPS FOR THESE PINS.

KODIAK NBMEM PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	OF
		58	154



DQ/DQS OKAY TO TIE TO GROUND FOR THERMALS




Kodiak 128bit CS/CKE/ODT mapping (Q63 style)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	1	1	0	onboard DRAM	0:63
A1	1	1	1	*unused*	0:63
B2	8	0	4	J6700 rank 1	64:127
B3	9	1	-	J6700 rank 2	64:127
C4	2	2	1	*unused*	0:63
C5	3	2	1	*unused*	0:63
D6	10	2	5	*unused*	64:127
D7	11	3	5	*unused*	64:127
E8	5	4	2	*unused*	0:63
E9	5	5	2	*unused*	0:63
F10	13	4	6	*unused*	64:127
G12	6	3	-	*unused*	0:63
G13	9	6	3	*unused*	0:63
H14	14	6	7	*unused*	64:127
H15	15	6	7	*unused*	64:127

Kodiak 128bit CS/CKE/ODT mapping (v1.1 only)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	1	0	0	onboard DRAM	0:63
A1	1	1	0	*unused*	0:63
B2	4	4	2	J6700 rank 1	64:127
B3	5	5	2	J6700 rank 2	64:127
C4	3	3	1	*unused*	0:63
D6	10	6	6	*unused*	64:127
D7	7	7	-	*unused*	64:127




PLACE CLOSE TO KODIAK PIN WITHIN 20MIL FROM VIA FOR EACH VREF

Kodiak Memory Dq/Ctl
 SYNC_MASTER=FINO-RT SYNC_DATE=05/19/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6863	07
SCALE	SHT	OF	
	NONE	59	154

KODIAK MEMORY INTERFACE




ALL R PACKS ARE 1/16W 5%

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
RAM_CLKA_P	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP
RAM_CLKA_N	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP
RAM_DIMM_A_CLK_P0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_N0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_P1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_N1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_P2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP
RAM_DIMM_A_CLK_N2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_DIMM_CLK2_DP
RAM_ONBOARD_CLK_P0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_N0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_P2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_N2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_P4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_N4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_P6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP
RAM_ONBOARD_CLK_N6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_ONBOARD_CLK6_DP
RAM_CLK_FBIN_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP
RAM_CLK_FBIN_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBIN_CLK_DP
RAM_CLK_FBOUT_P	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP
RAM_CLK_FBOUT_N	RAM_FB_CLK_EC	RAM_CLK	RAM_FBOUT_CLK_DP
RAM_DQ<7..0>	RAM_DQ0_EC	RAM_CAD	RAM_DQ0_DP
RAM_DQ0_P<0>	RAM_DQ0_EC	RAM_DOS	RAM_DQ0_DP
RAM_DQ0_N<0>	RAM_DQ0_EC	RAM_DOS	RAM_DQ0_DP
RAM_DQ<15..8>	RAM_DQ1_EC	RAM_CAD	RAM_DQ1_DP
RAM_DQ1_P<1>	RAM_DQ1_EC	RAM_DOS	RAM_DQ1_DP
RAM_DQ1_N<1>	RAM_DQ1_EC	RAM_DOS	RAM_DQ1_DP
RAM_DQ<23..16>	RAM_DQ2_EC	RAM_CAD	RAM_DQ2_DP
RAM_DQ2_P<2>	RAM_DQ2_EC	RAM_DOS	RAM_DQ2_DP
RAM_DQ2_N<2>	RAM_DQ2_EC	RAM_DOS	RAM_DQ2_DP
RAM_DQ<31..24>	RAM_DQ3_EC	RAM_CAD	RAM_DQ3_DP
RAM_DQ3_P<3>	RAM_DQ3_EC	RAM_DOS	RAM_DQ3_DP
RAM_DQ3_N<3>	RAM_DQ3_EC	RAM_DOS	RAM_DQ3_DP
RAM_DQ<39..32>	RAM_DQ4_EC	RAM_CAD	RAM_DQ4_DP
RAM_DQ4_P<4>	RAM_DQ4_EC	RAM_DOS	RAM_DQ4_DP
RAM_DQ4_N<4>	RAM_DQ4_EC	RAM_DOS	RAM_DQ4_DP
RAM_DQ<47..40>	RAM_DQ5_EC	RAM_CAD	RAM_DQ5_DP
RAM_DQ5_P<5>	RAM_DQ5_EC	RAM_DOS	RAM_DQ5_DP
RAM_DQ5_N<5>	RAM_DQ5_EC	RAM_DOS	RAM_DQ5_DP
RAM_DQ<55..48>	RAM_DQ6_EC	RAM_CAD	RAM_DQ6_DP
RAM_DQ6_P<6>	RAM_DQ6_EC	RAM_DOS	RAM_DQ6_DP
RAM_DQ6_N<6>	RAM_DQ6_EC	RAM_DOS	RAM_DQ6_DP
RAM_DQ<63..56>	RAM_DQ7_EC	RAM_CAD	RAM_DQ7_DP
RAM_DQ7_P<7>	RAM_DQ7_EC	RAM_DOS	RAM_DQ7_DP
RAM_DQ7_N<7>	RAM_DQ7_EC	RAM_DOS	RAM_DQ7_DP
RAM_DQ<71..64>	RAM_DQ8_EC	RAM_CAD	RAM_DQ8_DP
RAM_DQ8_P<8>	RAM_DQ8_EC	RAM_DOS	RAM_DQ8_DP
RAM_DQ8_N<8>	RAM_DQ8_EC	RAM_DOS	RAM_DQ8_DP
RAM_DQ<79..72>	RAM_DQ9_EC	RAM_CAD	RAM_DQ9_DP
RAM_DQ9_P<9>	RAM_DQ9_EC	RAM_DOS	RAM_DQ9_DP
RAM_DQ9_N<9>	RAM_DQ9_EC	RAM_DOS	RAM_DQ9_DP
RAM_DQ<87..80>	RAM_DQ10_EC	RAM_CAD	RAM_DQ10_DP
RAM_DQ10_P<10>	RAM_DQ10_EC	RAM_DOS	RAM_DQ10_DP
RAM_DQ10_N<10>	RAM_DQ10_EC	RAM_DOS	RAM_DQ10_DP
RAM_DQ<95..88>	RAM_DQ11_EC	RAM_CAD	RAM_DQ11_DP
RAM_DQ11_P<11>	RAM_DQ11_EC	RAM_DOS	RAM_DQ11_DP
RAM_DQ11_N<11>	RAM_DQ11_EC	RAM_DOS	RAM_DQ11_DP
RAM_DQ<103..96>	RAM_DQ12_EC	RAM_CAD	RAM_DQ12_DP
RAM_DQ12_P<12>	RAM_DQ12_EC	RAM_DOS	RAM_DQ12_DP
RAM_DQ12_N<12>	RAM_DQ12_EC	RAM_DOS	RAM_DQ12_DP
RAM_DQ<111..104>	RAM_DQ13_EC	RAM_CAD	RAM_DQ13_DP
RAM_DQ13_P<13>	RAM_DQ13_EC	RAM_DOS	RAM_DQ13_DP
RAM_DQ13_N<13>	RAM_DQ13_EC	RAM_DOS	RAM_DQ13_DP
RAM_DQ<119..112>	RAM_DQ14_EC	RAM_CAD	RAM_DQ14_DP
RAM_DQ14_P<14>	RAM_DQ14_EC	RAM_DOS	RAM_DQ14_DP
RAM_DQ14_N<14>	RAM_DQ14_EC	RAM_DOS	RAM_DQ14_DP
RAM_DQ<127..120>	RAM_DQ15_EC	RAM_CAD	RAM_DQ15_DP
RAM_DQ15_P<15>	RAM_DQ15_EC	RAM_DOS	RAM_DQ15_DP
RAM_DQ15_N<15>	RAM_DQ15_EC	RAM_DOS	RAM_DQ15_DP
RAM_DQ_R<127..0>		RAM_CAD	
RAM_DQ_P_R<15..0>		RAM_DOS	
RAM_DQ_N_R<15..0>		RAM_DOS	
RAM_A<15..14>	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_A<13..0>	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_BA<1..0>	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_BA<2>	RAM_A_CTL_1_EC	RAM_CAD	RAM_A_CTL_DP
RAM_RAS_L	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_CAS_L	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_WE_L	RAM_A_CTL_EC	RAM_CAD	RAM_A_CTL_DP
RAM_A_R<15..0>		RAM_CAD	
RAM_BA_R<2..0>		RAM_CAD	
RAM_RAS_L_R		RAM_CAD	
RAM_CAS_L_R		RAM_CAD	
RAM_WE_L_R		RAM_CAD	

RAM_CLK PRIMARY SPACING SET BASED ON DIFF IMPEDANCE
 RAM_CLK LINE-LINE SPACING SET TO 15MIL
 TOTAL LENGTH TOLERANCE = 20PS = 2.82MM
 RAM_CAD SPACING IS 10MIL

Parallel Term
 SYNC_MASTER=FINO-RT SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6863	07
SCALE	SHEET	OF
NONE	61	154




Main Memory Clock Buffer

SYNC_MASTER=FINO-RT SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	
NONE	62	154	





MEMORY ADDR BRANCHING

SYNC_MASTER=FINO-EG SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	63 OF 154	
NONE			





PLACE CAPS CLOSE TO VDD/VDDQ PINS OF DIMM SOCKET

1	C6701	2.2UF	204	204	603	2	C6702	0.22UF	204	204	402	3	C6703	0.22UF	204	204	402	4	C6704	0.22UF	204	204	402	5	C6705	0.22UF	204	204	402	6	C6706	0.22UF	204	204	402	7	C6707	0.22UF	204	204	402	8	C6708	0.22UF	204	204	402	9	C6709	0.22UF	204	204	402	10	C6710	0.22UF	204	204	402	11	C6711	0.22UF	204	204	402	12	C6712	0.22UF	204	204	402	13	C6713	0.22UF	204	204	402	14	C6714	0.22UF	204	204	402	15	C6719	0.22UF	204	204	402	16	C6721	0.22UF	204	204	402	17	C6722	0.22UF	204	204	402
---	-------	-------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----


Memory Dimm A
 SYNC_MASTER=FINO-RT SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	67		154



ONBOARD MEMORY SHOULD FOLLOW SPEC FOR RAW CARD VERSION A



VIAS FOR ECC STUB




VIAS FOR ECC STUB



MLB Mem Series Term
 SYNC_MASTER=FINO-RT SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	OF
		68	154



On-Board DDR SDRAM


SYNC_MASTER=FINO-RT SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
333T0032	4	IC,SDRAM,DDR2,512MBIT,X8	U6900,U6910,U6920,U6930	
333T0032	4	IC,SDRAM,DDR2,512MBIT,X8	U7040,U7050,U7060,U7070	

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6863	REV. 07
	SCALE NONE	SHEET 69	OF 154



DOES VDDL NEED A SPECIAL FILTER?
CHECK DECOUPLING - TRY TO MATCH SINGLE RANK DIMM


On-Board DDR SDRAM

SYNC_MASTER=FINO-RT SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D 051-6863		07
SCALE		SHT	OF
NONE		70	154




KODIAK PCI-E X16
 SYNC_MASTER=Q63 SYNC_DATE=05/19/2005
 NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Thu May 19 14:27:22 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6863	07
SCALE	SHT	OF
NONE	82	154

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
33880239	1	IC,RV370 XT, GRAPHICS CTLR	U8400	RV370XT
33880244	1	IC,RV380 XT, GRAPHICS CTLR	U8400	RV380XT

REMOVED COMPLIANCE TEST POINTS
 FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
 (THIS IS ALLOWED FOR CHIP TO CHIP PCIE)
 CAP PAD CAN BE USED FOR COMPLIANCE TEST




GPU PCIe	
SYNC_MASTER=FINO-DD	SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	OF
		84	154

GPU VCORE VREG


NOTE:
 SET OUTPUT = 1.25V +/- 2% FOR RV370 XT
 1.30V +/- 2% FOR RV380 XT
 IRU3037ACS VREF = 0.8 VDC
 VOUT=VREF*(R8503+R8505)/R8505 M23=1.250V
 M33=1.295V
 PEAK CURRENT OF PPVCORE_GPU
 7.2A WITH RV370 XT
 8.3A WITH RV380 XT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480291	1	RES, 5.62K OHM, 1/16W, 1%, 0402	R8503	RV370XT
11480295	1	RES, 6.19K OHM, 1/16W, 1%, 0402	R8503	RV380XT


GPU 1.7V VDDC_CT

GPU 1.20V PCIE PVDD




GPU 1.80V TPVDD

GPU 2.5V A2VDD




GPU 1.8V VREG



Graphics Vregs
 SYNC_MASTER=M33-DD SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
 PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD
 THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
 HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
 POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	OF
		85	154



U8400
RV370XT
 BGA
 (2 OF 5)
 OMIT
 CORE POWER

GPU Core Power

SYNC_MASTER=FINO-DD SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	86 OF		154



GPU Frame Buffer
 SYNC_MASTER=FINO-DD SYNC_DATE=05/19/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	87 OF 154

8

7

6

5

4





3

2


1

FRAME BUFFER A TERMINATION






PLACE R'S CLOSE TO MEMORY



PLACE CLOCK TERMINATION AFTER MEMORY
GPU -> MEMORY -> TERMINATION



FRAME BUFFER B TERMINATION



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
88 87	_FBD<127..0>			<4391
90 89 88 4	_RFBD<127..0>	GPU_FR	GPU_FR	<4392
88 87	_FBA<13..0>	GPU_FR	GPU_FR	<4393
88 87	_FBBA<13..0>	GPU_FR	GPU_FR	<4394
88 87	_FBDQM<15..0>	GPU_FR	GPU_FR	<4395
88 87	_FBDQS<15..0>	GPU_FR	GPU_FR	<4396
88 87	_FBARAS L	GPU_FR	GPU_FR	<4397
88 87	_FBACAS L	GPU_FR	GPU_FR	<4398
88 87	_FBAAWE L	GPU_FR	GPU_FR	<4399
88 87	_FBACSO L	GPU_FR	GPU_FR	<4400
88 87	_FBACKE	GPU_FR	GPU_FR	<4401
90 87	_FBBRAS L	GPU_FR	GPU_FR	<4402
90 87	_FBBCAS L	GPU_FR	GPU_FR	<4403
90 87	_FBBWE L	GPU_FR	GPU_FR	<4404
90 87	_FBBCSO L	GPU_FR	GPU_FR	<4405
90 87	_FBBCKE	GPU_FR	GPU_FR	<4406

	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
88 88 87	_FBACLK0	GPU_FBCLK	GPU_FBCLK	<4407
88 88 87	_FBACLK0 L	GPU_FBCLK	GPU_FBCLK	<4408
88 88 87	_FBACLK1	GPU_FBCLK	GPU_FBCLK	<4409
88 88 87	_FBACLK1 L	GPU_FBCLK	GPU_FBCLK	<4410
90 88 87	_FBCLK0	GPU_FBCLK	GPU_FBCLK	<4411
90 88 87	_FBCLK0 L	GPU_FBCLK	GPU_FBCLK	<4412
90 88 87	_FBCLK1	GPU_FBCLK	GPU_FBCLK	<4413
90 88 87	_FBCLK1 L	GPU_FBCLK	GPU_FBCLK	<4414

FB Series Termination

SYNC_MASTER=FINO-DD SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY











THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	
NONE	88	154	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM A

SYNC_MASTER=FINO-DD SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY







THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6863 REV: 07

SCALE: NONE SHEET OF: 89 OF 154



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM B
 SYNC_MASTER=FINO-DD SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6863	REV.	07
SCALE	NONE	SHT	90	OF	154

FRAME BUFFER A TERMINATION

FRAME BUFFER B TERMINATION

GPU VTT VREG



FB Parallel Termination

SYNC_MASTER=M33-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT OF	91 OF 154

ATI STRAPS






MEMORY STRAPS




GPIO<7> - MEMORY DIE REVISION
 0 - ORIGINAL DIE REVISION
 1 - NEW (FUTURE) DIE REV
 GPIO<10> - MEMORY VENDOR
 0 - SAMSUNG
 1 - HYNIX
 GPIO<14> - MEMORY DENSITY
 0 - 4MX32
 1 - 8MX32
 DVPDATA<3,4> - SPEED
 00 - 325E / 200M
 01 - 400E / 300M
 10 - 500E / 350M
 11 - RESERVED FOR FUTURE USE

APPLE GPIOS



GPU Straps		
SYNC_MASTER=FINO-DD	SYNC_DATE=05/19/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	OF
		92	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480131	1	RES, 130 OHM, 1/16W, 1%, 0402	R9373	RV370XT
11480134	1	RES, 140 OHM, 1/16W, 1%, 0402	R9373	RV380XT

GPU DVI & DACs

SYNC_MASTER=FINO-DD SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHEET	OF	
NONE	93	154	

INTERNAL LCD


	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
96	TCKP	GPU_TMDS	GPU_TMDS	TCK
96	TCKM	GPU_TMDS	GPU_TMDS	TCK
96	TD0P	GPU_TMDS	GPU_TMDS	TD0
96	TD0M	GPU_TMDS	GPU_TMDS	TD0
96	TD1P	GPU_TMDS	GPU_TMDS	TD1
96	TD1M	GPU_TMDS	GPU_TMDS	TD1
96	TD2P	GPU_TMDS	GPU_TMDS	TD2
96	TD2M	GPU_TMDS	GPU_TMDS	TD2

PLACE R9600-R9604, C9600 AS CLOSE TO GPU AS POSSIBLE


PLACE FILTER CLOSE TO TMDS CONNECTOR



PANEL POWER SEQUENCING





INTERNAL TMDS CONNECTOR



SILKSCREEN: 3

EXTERNAL VGA CONNECTOR

	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	
96	FILT_ANALOG_GRN	GPU_VGA	GPU_VGA
96	FILT_ANALOG_RED	GPU_VGA	GPU_VGA
96	FILT_ANALOG_BLU	GPU_VGA	GPU_VGA
96	VGA_VSYNC	GPU_VGA	GPU_VGA
96	VGA_VSYNC_R	GPU_VGA	GPU_VGA
96	VGA_HSYNC	GPU_VGA	GPU_VGA
96	VGA_HSYNC_R	GPU_VGA	GPU_VGA



PLACE R9321-3 & FL9600-2 CLOSE TO J9603


TMDS / ExtVGA

SYNC_MASTER=M33-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	OF
		96	154



PLANE-SPLIT AC RETURN PATHS
LOCATE EACH CAPACITOR SO THAT
THEY STRADDLE EACH PLANE SPLIT

KODIAK HT DECOUPLING
(LOCATE CLOSE TO PINS AS INDICATED)
(CAPACITORS ARE DOUBLED-UP WHERE POSSIBLE;E)

KODIAK CORES

PP9806
P4MM
1.6V
Q63 = PP1V6

PP9807
P4MM
1.2V
Q63 = PP1V2

HT_REFCLK_AVDD
(1.65V-2.75V)

HT_REFCLK_AVDD2
(1.65V-2.75V)

U1900
KODIAK-ASIC-040812
HT X16 INTERFACE
(6 OF 10)
SEE TABLE

KODIAK HT16

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

LAST MODIFIED=Thu May 19 14:27:39 2005
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PAGE 98

	SCALE	SHT	OF	REV.
	NONE	98	154	07

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

SIG_NAME	MAKE_BASE	DIFFERENTIAL_PAIR	EC_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE
98C3 HT NB TO MB CLK N<0>	98D2 HT NB TO SB CLK N<0>	TRUE	HT NB TO SB CLK	HT NB TO SB PP	HT CAD
98C3 HT NB TO MB CAD P<0>	98D2 HT NB TO SB CAD P<0>	TRUE	HT NB TO SB CAD0	HT NB TO SB PP	HT CAD
98C3 HT NB TO MB CAD N<0>	98D2 HT NB TO SB CAD N<0>	TRUE	HT NB TO SB CAD0	HT NB TO SB PP	HT CAD
98C3 HT NB TO MB CAD N<1>	98D2 HT NB TO SB CAD N<1>	TRUE	HT NB TO SB CAD1	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD P<1>	98D2 HT NB TO SB CAD P<1>	TRUE	HT NB TO SB CAD1	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD N<2>	98D2 HT NB TO SB CAD N<2>	TRUE	HT NB TO SB CAD2	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD P<2>	98D2 HT NB TO SB CAD P<2>	TRUE	HT NB TO SB CAD2	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD N<3>	98D2 HT NB TO SB CAD N<3>	TRUE	HT NB TO SB CAD3	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD P<3>	98D2 HT NB TO SB CAD P<3>	TRUE	HT NB TO SB CAD3	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD N<4>	98D2 HT NB TO SB CAD N<4>	TRUE	HT NB TO SB CAD4	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD P<4>	98D2 HT NB TO SB CAD P<4>	TRUE	HT NB TO SB CAD4	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD N<5>	98D2 HT NB TO SB CAD N<5>	TRUE	HT NB TO SB CAD5	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD P<5>	98D2 HT NB TO SB CAD P<5>	TRUE	HT NB TO SB CAD5	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD N<6>	98D2 HT NB TO SB CAD N<6>	TRUE	HT NB TO SB CAD6	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD P<6>	98D2 HT NB TO SB CAD P<6>	TRUE	HT NB TO SB CAD6	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD N<7>	98D2 HT NB TO SB CAD N<7>	TRUE	HT NB TO SB CAD7	HT NB TO SB	HT CAD
98C3 HT NB TO MB CAD P<7>	98D2 HT NB TO SB CAD P<7>	TRUE	HT NB TO SB CAD7	HT NB TO SB	HT CAD
98C3 HT NB TO MB CTL N<0>	98D2 HT NB TO SB CTL N<0>	TRUE	HT NB TO SB CTL0	HT NB TO SB	HT CAD
98C3 HT NB TO MB CTL P<0>	98D2 HT NB TO SB CTL P<0>	TRUE	HT NB TO SB CTL0	HT NB TO SB	HT CAD
98C8 HT MB TO NB CLK N<0>	98D2 HT SB TO NB CLK N<0>	TRUE	HT SB TO NB CLK	HT SB TO NB PP	HT CAD
98C8 HT MB TO NB CAD N<0>	98D2 HT SB TO NB CAD N<0>	TRUE	HT SB TO NB CAD0	HT SB TO NB PP	HT CAD
98C8 HT MB TO NB CAD P<0>	98D2 HT SB TO NB CAD P<0>	TRUE	HT SB TO NB CAD0	HT SB TO NB PP	HT CAD
98C8 HT MB TO NB CAD N<1>	98D2 HT SB TO NB CAD N<1>	TRUE	HT SB TO NB CAD1	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD P<1>	98D2 HT SB TO NB CAD P<1>	TRUE	HT SB TO NB CAD1	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD N<2>	98D2 HT SB TO NB CAD N<2>	TRUE	HT SB TO NB CAD2	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD P<2>	98D2 HT SB TO NB CAD P<2>	TRUE	HT SB TO NB CAD2	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD N<3>	98D2 HT SB TO NB CAD N<3>	TRUE	HT SB TO NB CAD3	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD P<3>	98D2 HT SB TO NB CAD P<3>	TRUE	HT SB TO NB CAD3	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD N<4>	98D2 HT SB TO NB CAD N<4>	TRUE	HT SB TO NB CAD4	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD P<4>	98D2 HT SB TO NB CAD P<4>	TRUE	HT SB TO NB CAD4	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD N<5>	98D2 HT SB TO NB CAD N<5>	TRUE	HT SB TO NB CAD5	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD P<5>	98D2 HT SB TO NB CAD P<5>	TRUE	HT SB TO NB CAD5	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD N<6>	98D2 HT SB TO NB CAD N<6>	TRUE	HT SB TO NB CAD6	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD P<6>	98D2 HT SB TO NB CAD P<6>	TRUE	HT SB TO NB CAD6	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD N<7>	98D2 HT SB TO NB CAD N<7>	TRUE	HT SB TO NB CAD7	HT SB TO NB	HT CAD
98C8 HT MB TO NB CAD P<7>	98D2 HT SB TO NB CAD P<7>	TRUE	HT SB TO NB CAD7	HT SB TO NB	HT CAD
98C8 HT MB TO NB CTL N<0>	98D2 HT SB TO NB CTL N<0>	TRUE	HT SB TO NB CTL0	HT SB TO NB	HT CAD
98C8 HT MB TO NB CTL P<0>	98D2 HT SB TO NB CTL P<0>	TRUE	HT SB TO NB CTL0	HT SB TO NB	HT CAD
98B7 NC HT MB TO NB CAD P<8..15>		TRUE			HT MB TO NB CAD P<8..15>
98B7 NC HT MB TO NB CAD N<8..15>		TRUE			HT MB TO NB CAD N<8..15>
98C7 TP HT MB TO NB CLK N<1>		TRUE			HT MB TO NB CLK N<1>
98C7 TP HT MB TO NB CLK P<1>		TRUE			HT MB TO NB CLK P<1>
98B7 NC HT NB TO MB CAD P<8..15>		TRUE			HT NB TO MB CAD P<8..15>
98B7 NC HT NB TO MB CAD N<8..15>		TRUE			HT NB TO MB CAD N<8..15>
98B7 NC HT NB TO MB CLK N<1>		TRUE			HT NB TO MB CLK N<1>
98B7 NC HT NB TO MB CLK P<1>		TRUE			HT NB TO MB CLK P<1>
98A8 24C2 HT NB REFCLK P<0>			HT NB REFCLK0	HT NB REFCLK	HT CLK
98A8 24C2 HT NB REFCLK N<0>			HT NB REFCLK0		HT CLK
98A8 902 HT NB P<0>			HT NBO		HT CLK
98A8 902 HT NB N<0>			HT NBO		HT CLK
98A6 902 HT NB REFCLK PF<0>			HT NB REFCLK F0		HT CLK
98A6 902 HT NB REFCLK NF<0>			HT NB REFCLK F0		HT CLK

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
98D5 PWR_HT_AVDD	0.4MM	0.2MM	2.5
98D4 PWR_HT_AVDD2	0.4MM	0.2MM	2.5
98C6 98C3 98A6 6D6 KOD_L15_GND	0.4MM	0.2MM	0
98A8 HT_NB_G			KEEP DIFF CLOCK FROM BEING A SINGLE XNET

HT ALIASES

FINO-EG 05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT		
NONE	101	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
HT_CLK66M_SB_C	0.38mm SPACING	
HT_CLK66M_SB	0.38mm SPACING	
HT_LDRESET L	P3MM SPACING	


HT_CLK66M_SB_C	103B6
HT_CLK66M_SB	26C2 103B7
HT_LDRESET L	98A1 99A4 101A7 102B4 103B6

Page Notes

Power aliases required by this page:
 =PP2V5_PWRON_HT
 =PP1V2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_HT_200M
 Stuffs resistor to select 200MHz HT 1/P.



HT Refclk HT 1/P Speed

1 = 100MHz 1 = 100MHz
 0 = 66MHz 0 = 200MHz

DETERMINES THE OPERATING FREQUENCY OF HT CORE
 1: THE HT SLAVE, HTGS AND THE PCI BRIDGES OPERATE AT 100 MHZ
 0: THE HT SLAVE, HTGS AND THE HT SIDE OF THE PCI BRIDGES OPERATE AT 200 MHZ

Shasta HyperTransport
 SYNC_MASTER=Q63 SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	103	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR					
			PCI_AD<31..28>	120B6	121C3	121C4	122B5 122C5 125C3
			PCI_AD<27>	120B6	121C4	122C6	125C3
			PCI_AD<26..24>	120B6	121C3	121C4	122C5 125C3
			PCI_AD<23>	120B6	121C4	122C5	
			PCI_AD<22>	120C6	121C3	122C5	
			PCI_AD<21>	120C6	121C4	122C5	
			PCI_AD<20>	120C6	121C3	122C5	125B5
			PCI_AD<19..18>	120C6	121C3	121C4	122C5 125B5
			PCI_AD<17>	120C6	121C1	121C4	122C5 125B5
			PCI_AD<16..0>	120C6	120D6	121B3 121B4	121C3 121C4 122C5 122D5 125B5 125C5
			PCI_CBE_L<3..0>	120B6	121B3	121C4	122B5
			PCI_PAR	120B6	121C3	122B5	
			PCI_DEVSEL_L	119A2	120B6	121C3	122B5
			PCI_FRAME_L	119A2	120B6	121C3	122B5
			PCI_IRDY_L	119A2	120B6	121C4	122B5
			PCI_TRDY_L	119A2	120B6	121C3	122B5
			PCI_STOP_L	119A2	120B6	121C3	122B5
	P3MM SPACING		PCI_CLK66M_SB_INT	26A2	119C5		

Q63 APPLICATION OF POWER NET "=PP3V3_SB_PCI" IS RUN




Page Notes

Power aliases required by this page:
 - =PP3V3_PCI
 - =PP3V3_SB_PCI (CAN BE =PP3V3_PCI)
 - =PP3V3_PWRON_SB
 - =PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD11 - PC10 (0x1068/0x0053)
 AD11 - PC11 (0x1068/0x0054)
 AD11 - PC12 (0x1068/0x0055)
 AD23 - KeyLargo (0x1068/0x004F, PC11)
 AD28 - SATA 150 (0x1166/0x0240, PC10 or 2)
 AD29 - UATA 133 (0x1068/0x0050, PC10 or 2)
 AD30 - FireWire (0x1068/0x0052, PC10 or 2)
 AD31 - Ethernet (0x1068/0x0051, PC10)



Shasta PCI Interface

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6863	07
SCALE	SHT	OF
NONE	119	154

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)

11903	PCI_SB_AD<0>	RPC003	4	5	47	PCI_AD<0>	11906	12185	12205	12505
11903	PCI_SB_AD<1>	RPC003	1	8	47	PCI_AD<1>	11906	12185	12205	12505
11903	PCI_SB_AD<2>	RPC009	1	8	47	PCI_AD<2>	11906	12184	12205	12505
11903	PCI_SB_AD<3>	RPC001	3	6	47	PCI_AD<3>	11906	12185	12205	12505
11903	PCI_SB_AD<4>	RPC000	3	6	47	PCI_AD<4>	11906	12184	12205	12505
11903	PCI_SB_AD<5>	RPC003	2	7	47	PCI_AD<5>	11906	12185	12205	12505
11903	PCI_SB_AD<6>	RPC001	4	5	47	PCI_AD<6>	11906	12185	12205	12505
11903	PCI_SB_AD<7>	RPC000	2	7	47	PCI_AD<7>	11906	12185	12205	12505
11903	PCI_SB_AD<8>	RPC007	4	5	47	PCI_AD<8>	11906	12185	12205	12505
11903	PCI_SB_AD<9>	RPC002	1	8	47	PCI_AD<9>	11906	12185	12205	12505
11903	PCI_SB_AD<10>	RPC000	1	8	47	PCI_AD<10>	11906	12184	12205	12505
11903	PCI_SB_AD<11>	RPC009	3	6	47	PCI_AD<11>	11906	12184	12205	12505
11903	PCI_SB_AD<12>	RPC000	4	5	47	PCI_AD<12>	11906	12185	12205	12505
11903	PCI_SB_AD<13>	RPC009	4	5	47	PCI_AD<13>	11906	12184	12205	12505
11903	PCI_SB_AD<14>	RPC002	2	7	47	PCI_AD<14>	11906	12184	12205	12505
11903	PCI_SB_AD<15>	RPC002	4	5	47	PCI_AD<15>	11906	12184	12205	12505
11903	PCI_SB_AD<16>	RPC002	3	6	47	PCI_AD<16>	11906	12184	12205	12505

RC000											
11903	PCI_SB_AD<17>		1	47	2	PCI_AD<17>	11906	12104	12104	12205	12505
1/16W MF-1F 402											
11903	PCI_SB_AD<18>	RPC007	1	8	47	PCI_AD<18>	11906	12105	12205	12505	
11903	PCI_SB_AD<19>	RPC006	2	7	47	PCI_AD<19>	11906	12105	12205	12505	
11903	PCI_SB_AD<20>	RPC007	2	7	47	PCI_AD<20>	11906	12104	12205	12505	
11903	PCI_SB_AD<21>	RPC008	1	8	47	PCI_AD<21>	11906	12105	12205	12505	
11903	PCI_SB_AD<22>	RPC004	1	8	47	PCI_AD<22>	11906	12105	12205	12505	
11903	PCI_SB_AD<23>	RPC006	4	5	47	PCI_AD<23>	11906	12104	12205	12505	
11903	PCI_SB_AD<24>	RPC008	4	5	47	PCI_AD<24>	11906	12104	12205	12505	
11903	PCI_SB_AD<25>	RPC006	3	6	47	PCI_AD<25>	11906	12105	12205	12505	
11903	PCI_SB_AD<26>	RPC008	3	6	47	PCI_AD<26>	11906	12105	12205	12505	

RC001										
11903	PCI_SB_AD<27>		1	47	2	PCI_AD<27>	11906	12105	12205	12505
1/16W MF-1F 402										
11903	PCI_SB_AD<28>	RPC004	4	5	47	PCI_AD<28>	11906	12104	12205	12505
11903	PCI_SB_AD<29>	RPC008	2	7	47	PCI_AD<29>	11906	12105	12205	12505
11903	PCI_SB_AD<30>	RPC004	2	7	47	PCI_AD<30>	11906	12105	12205	12505
11903	PCI_SB_AD<31>	RPC007	3	6	47	PCI_AD<31>	11906	12104	12205	12505
11903	PCI_SB_CBE_L<0>	RPC003	3	6	47	PCI_CBE_L<0>	11906	12185	12205	12505
11903	PCI_SB_CBE_L<1>	RPC001	1	8	47	PCI_CBE_L<1>	11906	12184	12205	12505
11903	PCI_SB_CBE_L<2>	RPC006	1	8	47	PCI_CBE_L<2>	11906	12184	12205	12505
11903	PCI_SB_CBE_L<3>	RPC004	3	6	47	PCI_CBE_L<3>	11906	12105	12205	12505
11903	PCI_SB_DEVSEL_L	RPC005	3	6	47	PCI_DEVSEL_L	11902	11906	12105	12205
11903	PCI_SB_FRAME_L	RPC005	4	5	47	PCI_FRAME_L	11902	11906	12104	12205
11903	PCI_SB_IRDY_L	RPC005	2	7	47	PCI_IRDY_L	11902	11906	12105	12205
11903	PCI_SB_TRDY_L	RPC005	1	8	47	PCI_TRDY_L	11902	11906	12104	12205
11903	PCI_SB_STOP_L	RPC001	2	7	47	PCI_STOP_L	11902	11906	12185	12205
11903	PCI_SB_PAR	RPC009	2	7	47	PCI_PAR	11906	12185	12205	12505

PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION

SYNC_MASTER=FINO-EG SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	
NONE	120	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	PCI_CLK33M_AIRPORT

26 121

Page Notes

Power aliases required by this page:
 - _PP3V3_PCI


Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

Q85 WIRELESS CONNECTOR



AIRPORT & BLUETOOTH

SYNC_MASTER=FINO-EG SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	121	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	

=PCI_CLK33M_USB2 120A3 122B5

Page Notes

Power aliases required by this page:
 - _PPVIO_PCI (to 3.3V or 5V)


Signal aliases required by this page:
 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD27 (Slot "0") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports Dcold.

Q63 APPLICATION OF POWER NET "=PPVIO_PCI_USB2" IS PP3V3_RUN



ALL NETS TO FUNCTIONAL TEST PAGE

USB 2.0 PCI Interface
 SYNC_MASTER=Q63 SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT	OF
		122	154


Page Notes

Power aliases required by this page:
 - =PP3V3_PCI

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7500 part number.



BootROM

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT





III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	125	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	SATA	SATA	SATA_RXD_P1_C
	SATA	SATA	SATA_RXD_N1_C
	SATA	SATA	SATA_TXD_P1
	SATA	SATA	SATA_TXD_N1
	SATA	SATA	SATA_RXD_P2_C
	SATA	SATA	SATA_RXD_N2_C
	SATA	SATA	SATA_TXD_P2
	SATA	SATA	SATA_TXD_N2
			UATA_DD<15..8>
			UATA_DD<7>
			UATA_DD<6..0>
			UATA_DA<2..0>
			UATA_CS0_L
			UATA_CS1_L
			UATA_HSTROBE
			UATA_STOP
			UATA_DMACK_L
			UATA_RESET_L
			UATA_DSTROBE
			UATA_DMARQ
			UATA_INTRO
			UATA_DD_R<15..8>
			UATA_DD_R<7>
			UATA_DD_R<6..0>
			UATA_DA_R<2..0>
			UATA_CS0_L_R
			UATA_CS1_L_R
			UATA_DMACK_L_R
			UATA_HSTROBE_R
			UATA_STOP_R
			UATA_RESET_L_R



UATA_NETSPA



Page Notes

Power aliases required by this page:
 -_PP1V2_PWRON_DISK

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Net Spacing Type: SATA

Line To Line: 0.38mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.25mm outer
 Primary Max Sep: 0.23mm inner
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm


NOTE: Target differential impedance for SATA data pairs is 100 ohms.

4-29-05
 AS OF TODAY THIS PAGE FOR M33 IS NOT SYNC WITH Q63.
 RPAK PINS WERE REMAPPED FOR BETTER ROUTING AROUND UATA CONNECTOR.

Shasta Disk
 SYNC_MASTER=M33-MB SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SATA CONNECTOR



SATA PORT1 IS NOT USED IN M23/M33:NO TEST


- 127 SATA_TXD_P2 == NC_SATA_TXD_P2 6 MAKE_BASE=TRUE
- 127 SATA_TXD_N2 == NC_SATA_TXD_N2 6 MAKE_BASE=TRUE
- 127 SATA_RXD_N2_C == NC_SATA_RXD_N2_C 6 MAKE_BASE=TRUE
- 127 SATA_RXD_P2_C == NC_SATA_RXD_P2_C 6 MAKE_BASE=TRUE

SATA & USB DIFF PAIR GND VIAS
ADD THESE GROUND VIAS NEAR EACH LAYER JUMP FOR THE SATA DIFF PAIRS. ONE GND VIA PER SIGNAL VIA, AND PLACE GND VIA APPROXIMATELY 0.152MM AWAY FROM SIGNAL VIA.



M33 PATA CONNECTOR

4-12-05



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST
129 127 UATA_DD<15..8>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DD<7>	UATA_DD7	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DD<6..0>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DA<2..0>	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_CS0_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_CS1_L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_HSTROBE	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA_STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMACK_L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA_RESET_L	UATA_RESET_L	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DSTROBE_R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMAR0_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA_INTR0_R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA_DD R<15..8>		UATA_NETPH	UATA_NETSPA		
129 127 UATA_DD R<7>		UATA_NETPH	UATA_NETSPA		
129 127 UATA_DD R<6..0>		UATA_NETPH	UATA_NETSPA		
129 127 UATA_DA R<2..0>		UATA_NETPH	UATA_NETSPA		
129 127 UATA_CS0_L_R		UATA_NETPH	UATA_NETSPA		
129 127 UATA_CS1_L_R		UATA_NETPH	UATA_NETSPA		
129 127 UATA_HSTROBE_R		UATA_NETPH	UATA_NETSPA		
129 127 UATA_STOP_R		UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMACK_L_R		UATA_NETPH	UATA_NETSPA		
129 127 UATA_RESET_L_R		UATA_NETPH	UATA_NETSPA		
129 127 UATA_DSTROBE		UATA_NETPH	UATA_NETSPA		
129 127 UATA_DMAR0		UATA_NETPH	UATA_NETSPA		
129 127 UATA_INTR0		UATA_NETPH	UATA_NETSPA		
129 127 SATA_TXD_P1	SATA_TXD1	SATA	SATA		TRUE
129 127 SATA_TXD_N1	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_TXD_P1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_TXD_N1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_RXD_N1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_P1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_N1	SATA_RXD1	SATA	SATA	RX1C	TRUE
129 127 SATA_RXD_P1	SATA_RXD1	SATA	SATA	RX1C	TRUE

UATA FROM RPAKS TO JC901

UATA FROM SHASTA U2300 TO RPAKS

4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGNMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA). BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE.
UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

4-8-05

NOTES FOR SHARED PAGE 127
FOR M23/M33 CREATE A WIDE SHAPE FOR PP1V2_SATA_VDD AND THEN NECK DOWN TO THE DEFAULT VALUE WHEN NECESSARY. THE WIDTH/NECK PROPERTIES ON PAGE 127 ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.

PP1V2_ALL REG. IS SET TO BE 1.22V TO 1.23V AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL HELP MITIGATE THE LOSS ACROSS THE Q1306 FET SI3326DV.

4-12-05.

UPDATED AC COUPLING CAPS FOR SATA JC900.
ADDED DECOUPLING CAPS FOR JC901 PP5V_PATA NET.

Disk Connectors

SYNC_MASTER=M33-MB SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHEET	OF	
NONE	129	154	

8

7

6

5

4

3

2

1

D

D

PLACE THESE SERIES TERM CLOSE TO DRIVER: SB/SHASTA

SHASTA -> VESTA

```

131 9 ENET_TXD_R<0> 159 MAKE_BASE=TRUE ENET_TXD<0> 9 131 132
131 9 ENET_TXD_R<1> 160 MAKE_BASE=TRUE ENET_TXD<1> 9 131 132
131 9 ENET_TXD_R<2> 161 MAKE_BASE=TRUE ENET_TXD<2> 9 131 132
131 9 ENET_TXD_R<3> 162 MAKE_BASE=TRUE ENET_TXD<3> 9 131 132
131 9 ENET_TXD_R<4> 163 MAKE_BASE=TRUE ENET_TXD<4> 9 131 132
131 9 ENET_TXD_R<5> 164 MAKE_BASE=TRUE ENET_TXD<5> 9 131 132
131 9 ENET_TXD_R<6> 165 MAKE_BASE=TRUE ENET_TXD<6> 9 131 132
131 9 ENET_TXD_R<7> 166 MAKE_BASE=TRUE ENET_TXD<7> 9 131 132
131 9 ENET_TX_EN_R 167 MAKE_BASE=TRUE ENET_TX_EN 9 131 132
131 9 ENET_TX_ER_R 168 MAKE_BASE=TRUE ENET_TX_ER 9 131 132
131 ENET_CLK125M_GTX_R 169 MAKE_BASE=TRUE ENET_CLK125M_GTX 131 132
131 ENET_MDIO_R 170 MAKE_BASE=TRUE ENET_MDIO 131 132

```

PLACE THESE SERIES TERM CLOSE TO DRIVER: VESTA

VESTA -> SHASTA

```

132 ENET_CLK125M_GBE_REF_R 184 MAKE_BASE=TRUE ENET_CLK125M_GBE_REF 132
132 ENET_CLK25M_TX_R 170 MAKE_BASE=TRUE ENET_CLK25M_TX 131
132 ENET_CLK125M_RX_R 171 MAKE_BASE=TRUE ENET_CLK125M_RX 131
132 131 9 ENET_RXD_R<0> 172 MAKE_BASE=TRUE ENET_RXD<0> 9 131
132 131 9 ENET_RXD_R<1> 173 MAKE_BASE=TRUE ENET_RXD<1> 9 131
132 131 9 ENET_RXD_R<2> 174 MAKE_BASE=TRUE ENET_RXD<2> 9 131
132 131 9 ENET_RXD_R<3> 175 MAKE_BASE=TRUE ENET_RXD<3> 9 131
132 131 9 ENET_RXD_R<4> 176 MAKE_BASE=TRUE ENET_RXD<4> 9 131
132 131 9 ENET_RXD_R<5> 177 MAKE_BASE=TRUE ENET_RXD<5> 9 131
132 131 9 ENET_RXD_R<6> 178 MAKE_BASE=TRUE ENET_RXD<6> 9 131
132 131 9 ENET_RXD_R<7> 179 MAKE_BASE=TRUE ENET_RXD<7> 9 131
132 131 ENET_RX_DV_R 180 MAKE_BASE=TRUE ENET_RX_DV 131
132 131 ENET_RX_ER_R 181 MAKE_BASE=TRUE ENET_RX_ER 131
132 131 ENET_COL_R 182 MAKE_BASE=TRUE ENET_COL 131
132 131 ENET_CR_S_R 183 MAKE_BASE=TRUE ENET_CR_S 131

```

Preliminary

C

C

B

B

A

A

ENET SERIES TERM

SYNC_MASTER=FINO-HC SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	
NONE	130	154	

8

7

6

5


4

3


2

1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PPD100	0.38mm SPACING	ENET_CLK25M_TX
PPD100	0.38mm SPACING	ENET_CLK25M_RX
PPD100	0.38mm SPACING	ENET_CLK125M_GBE_REF
PPD100	0.38mm SPACING	ENET_CLK125M_GTX
PPD100	0.38mm SPACING	ENET_CLK125M_GTX_R
PPD100	ENET_FW_2X	ENET_RXD_R<7..0>
PPD100	ENET_FW_3X	ENET_RX_DV_R
PPD100	ENET_FW_3X	ENET_RX_ER_R
PPD100	ENET_FW_2X	ENET_RXD<7..0>
PPD100	ENET_FW_3X	ENET_RX_DV
PPD100	ENET_FW_3X	ENET_RX_ER
PPD100	ENET_FW_2X	ENET_TXD_R<7..0>
PPD100	ENET_FW_3X	ENET_TX_EN_R
PPD100	ENET_FW_3X	ENET_TX_ER_R
PPD100	ENET_FW_2X	ENET_TXD<7..0>
PPD100	ENET_FW_3X	ENET_TX_EN
PPD100	ENET_FW_3X	ENET_TX_ER
PPD100	ENET_FW_3X	ENET_CRS_R
PPD100	ENET_FW_3X	ENET_COL_R
PPD100	ENET_FW_3X	ENET_CRS
PPD100	ENET_FW_3X	ENET_COL
PPD100	ENET_FW_3X	ENET_MDC
PPD100	ENET_FW_3X	ENET_MDIO
PPD100	ENET_FW_3X	ENET_MDIO_R
PPD100	ENET_FW_3X	R8405_1
PPD100	ENET_FW_3X	R8405_2
PPD100	ENET_FW_3X	R8407_2



RD103 PIN 1 SHARES PIN WITH RD104 PIN 1
RD103 PIN 2 SHARES PIN WITH RD106 PIN 2



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0-OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0 *
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33-OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Shasta Ethernet

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	131		154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
1327	0.38mm SPACING	
1327	0.38mm SPACING	
1327	0.38mm SPACING	
1310	ENET	ENET MDIO
1310	ENET	ENET MDIO
1310	ENET	ENET MDI1
1310	ENET	ENET MDI1
1310	ENET	ENET MDI2
1310	ENET	ENET MDI2
1310	ENET	ENET MDI3
1310	ENET	ENET MDI3
1325	0.38mm SPACING	
1325	0.38mm SPACING	
1325	0.38mm SPACING	

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Net Spacing Type: ENET


Line To Line: 0.38mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.13mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for ENET data pairs is 100 ohms.



Vesta Config Straps:

PHYA<4..0>	PHY Address Select (Internal Pull-downs)	MANMS	Manual Master/Slave Configuration Select
EN_10B	TBI Interface Select	HUB	Repeater Select
RGMIIEEN	RGMIIE Enable	ER	Edge Rate Select
FDX	Full-Duplex Select	AN_EN	Auto-Negotiation Select
F1000	Speed Select	TXC_RXC_DELAY	TXC/RXC Delay
AN_EN F1000 SPD0	Description		
0	0	0	Force 10BASE-T
0	0	1	Force 100BASE-TX
0	1	X	Force 1000BASE-T (test use only)
1	0	0	Auto-negotiate advertise 10BASE-T
1	0	1	Auto-negotiate advertise 10/100BASE-TX
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T
1	1	1	Auto-negotiate advertise 1000BASE-T



Vesta Ethernet PHY
 SYNC_MASTER=Q63 SYNC_DATE=05/19/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6863	07
SCALE	SHT	OF
NONE	132	154

8

7

6

5

4

3

2

1

EXTRA CONSTRAINTS TO SUPPLEMENT THE THE MISSING NET PHYSICAL FROM EARLIER PAGE

NET	PHYSICAL TYPE	VALUE	REF
ENET	ENET MDI P<0>	132 136	
ENET	ENET MDI N<0>	132 136	
ENET	ENET MDI P<1>	132 136	
ENET	ENET MDI N<1>	132 136	
ENET	ENET MDI P<2>	132 136	
ENET	ENET MDI N<2>	132 136	
ENET	ENET MDI P<3>	132 136	
ENET	ENET MDI N<3>	132 136	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDS ON TOP SIDE OF BOARD

D

D

C


C

B


B

A

A



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



ETHERNET CONNECTOR
 SYNC_MASTER=FINO-HC SYNC_DATE=05/19/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	136 OF 154		


ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	ENET_FW_2X	FW_DATA<7..0>
	ENET_FW_3X	FW_CTL_S<1..0>
	ENET_FW_3X	FW_CTL<1..0>
	ENET_FW_2X	FW_DATA_R<7..0>
	ENET_FW_3X	FW_CTL_R<1..0>
	ENET_FW_3X	FW_LPS
	ENET_FW_3X	FW_LREQ
	ENET_FW_3X	FW_PINT
	0.38mm SPACING	FW_CLK98M_LCLK
	0.38mm SPACING	FW_CLK98M_PCLK
	0.38mm SPACING	FW_CLK98M_LCLK_R

Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Pre-release

Shasta FireWire

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE		SHT	OF
NONE		138	154

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
(EXCLUDED BY LAYER)		0.38mm SPACING	
	FW	FW	FW_TPA0
	FW	FW	FW_TPA P<0>
	FW	FW	FW_TPA0
	FW	FW	FW_TPB0
	FW	FW	FW_TPB P<0>
	FW	FW	FW_TPB0
	FW	FW	FW_TPA1
	FW	FW	FW_TPA P<1>
	FW	FW	FW_TPA1
	FW	FW	FW_TPB1
	FW	FW	FW_TPB P<1>
	FW	FW	FW_TPB1
	FW	FW	FW_TPA2
	FW	FW	FW_TPA P<2>
	FW	FW	FW_TPA2
	FW	FW	FW_TPB2
	FW	FW	FW_TPB P<2>
	FW	FW	FW_TPB2
		0.38mm SPACING	
		0.38mm SPACING	
		0.38mm SPACING	
	FW_CTL		FW_CTL_S<1..0>
	FW_CTL		FW_CTL<1..0>
	FW_CTL		FW_CTL<1..0>



Page Notes


Power aliases required by this page:
 --PPFW_PHY
 --PP3V3_FW
 --PP3V3_ENETFW
 --PP2V5_ENETFW
 --PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - VESTA_DS_ONLY_ENO
 If stuffed, adds external pull-up to counter internal pull-down in Vesta.
 See straps table for more information.
 - VESTA_PWR_CLASS_0
 If stuffed, adds external pull-down to counter internal pull-up in Vesta.
 See straps table for more information.

Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.



VESTA CONFIG STRAPS:

FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS
1 - Sets Power Class to 0x4
0 - Sets Power Class to 0x0 (Internal Pull-up)
FW_DS_ONLY_PO - PORT 0 DATA/STROBE
1 - Port 0 Data/Strobe mode only
0 - Port 0 Bilingual mode (Internal Pull-down)

139D6 139B7 139A4 138D6 138B2 FW_CTL<1>		139D6 139B7 139A4 138D6 138B2 FW_CTL<0>	
NOSTUFF RD962 150 10K 1/16W MF-LF 402		NOSTUFF RD963 150 10K 1/16W MF-LF 402	
Q63 APPLICATION IS ALL		Q63 APPLICATION IS ALL	
140B4 139D1 139C6 139A1 132C7 17D7 17B8 17B1 17A6 386 =PP3V3 ENETFW		140B4 139D1 139C6 139A1 132C7 17D7 17B8 17B1 17A6 386 =PP3V3 ENETFW	

Vesta FireWire PHY

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING






I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	
NONE	139	154	



NET TYPE		SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FW	FW	FW_TPA0_FL	FW_TPA0_FL	FW_PORT0_TPA_P_FL
FW	FW	FW_TPA0_FL	FW_TPA0_FL	FW_PORT0_TPA_N_FL
FW	FW	FW_TPB0_FL	FW_TPB0_FL	FW_PORT0_TPB_P_FL
FW	FW	FW_TPB0_FL	FW_TPB0_FL	FW_PORT0_TPB_N_FL
FW	FW	FW_TPA1_FL	FW_TPA1_FL	FW_PORT1_TPA_P_FL
FW	FW	FW_TPA1_FL	FW_TPA1_FL	FW_PORT1_TPA_N_FL
FW	FW	FW_TPB1_FL	FW_TPB1_FL	FW_PORT1_TPB_P_FL
FW	FW	FW_TPB1_FL	FW_TPB1_FL	FW_PORT1_TPB_N_FL



Termination
Place close to FireWire PHY



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0248	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	17_INCH_LCD
514-0248	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	17_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	20_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	20_INCH_LCD

FIREWIRE CONNECTORS

SYNC_MASTER=FINO-HC SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	154
NONE	140		

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_4
	USB2	USB2_S	USB2_4
	0.38mm SPACING		NEC_CLK30M_XT1
	0.38mm SPACING		NEC_CLK30M_XT2
	0.38mm SPACING		NEC_CLK30M_XT2_R

Page Notes

Power aliases required by this page:
- =PP3V3_PWRON_USB

Signal aliases required by this page:
(NONE)

NOM options provided by this page:
(NONE)


Net Spacing Type: USB2

Line To Line: 0.50mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.19mm
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.1 BGA-LF (8 OF 8)

NC0	F7	TP_SB<0>
NC1	F8	TP_SB<1>
NC2	R3	TP_SB<2>
NC3	R4	TP_SB<3>
NC4	R5	TP_SB<4>
NC5	R6	TP_SB<5>
NC6	R7	TP_SB<6>
NC7	R8	TP_SB<7>
NC8	T1	TP_SB<8>
NC9	T2	TP_SB<9>
NC10	T3	TP_SB<10>
NC11	T4	TP_SB<11>
NC12	T5	TP_SB<12>
NC13	T6	TP_SB<13>
NC14	T7	TP_SB<14>
NC15	T8	TP_SB<15>
NC16	U1	TP_SB<16>
NC17	U2	TP_SB<17>
NC18	U3	TP_SB<18>
NC19	U4	TP_SB<19>
NC20	U5	TP_SB<20>
NC21	U6	TP_SB<21>
NC22	V1	TP_SB<22>
NC23	V2	TP_SB<23>
NC24	V3	TP_SB<24>
NC25	V4	TP_SB<25>
NC26	W1	TP_SB<26>
NC27	W3	TP_SB<27>
NC28	Y1	TP_SB<28>
NC29	Y3	TP_SB<29>



Q63 USB PORT ALLOCATION

REAR USB (PORT #0)
FRONT PANEL USB (PORT #1)
REAR USB (PORT #2)
REAR USB (PORT #3)

USB Host Interfaces

SYNC_MASTER=Q63 SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6863	REV.	07
SCALE	NONE	SHT	142	OF	154

Page Notes

Power aliases required by this page:

- PP5V_PWRON_USB
- PP5V_PWRON_UDASH
- PP3V3_PWRON_UDASH
- PP3V3_PWRON_BT

Signal aliases required by this page: (NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page: (NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.


- 142 USB2_PWREN<0> == TP_USB2_PWREN<0> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<1> == TP_USB2_PWREN<1> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<2> == TP_USB2_PWREN<2> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<3> == TP_USB2_PWREN<3> 6 MAKE_BASE=TRUE
- 142 USB2_PWREN<4> == TP_USB2_PWREN<4> 6 MAKE_BASE=TRUE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0247	3	USB RECEPTACLE,4P,UB1123-M23-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0250	3	USB RECEPTACLE,4P,UB1123-M33-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED BY	USB2	USB2_PORT1_F	USB2 USB2_PORT1_P_F
USB CONTROLLER	USB2	USB2_PORT1_F	USB2 USB2_PORT1_N_F
	USB2	USB2_PORT2_F	USB2 USB2_PORT2_P_F
	USB2	USB2_PORT2_F	USB2 USB2_PORT2_N_F
	USB2	USB2_PORT3_F	USB2 USB2_PORT3_P_F
	USB2	USB2_PORT3_F	USB2 USB2_PORT3_N_F
	USB2	USB2_HUB_F	USB2 USB2_HUB_P_L<2>
	USB2	USB2_HUB_F	USB2 USB2_HUB_N_L<2>
	USB2	USB2_BNDI_F	USB2 USB2_P_L<3>
	USB2	USB2_BNDI_F	USB2 USB2_N_L<3>

External USB Ports



4-14-05
PLACE CE343, CE344 & LE340
NEAR JE350 PIN 14 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


SENDS NEC CONTROLLER PORT 4 TO USB HUB UPSTREAM PORT
142 USB2_P<4> MAKE_BASE=TRUE == USB2_HUB_P<0> 144
142 USB2_N<4> MAKE_BASE=TRUE == USB2_HUB_N<0> 144

SENDS USB HUB PORT 3 TO BLUETOOTH MODULE
121 USB_BT_P MAKE_BASE=TRUE == USB2_HUB_P<3> 144
121 USB_BT_N MAKE_BASE=TRUE == USB2_HUB_N<3> 144

USB Device Interfaces

SYNC_MASTER=FINO-MB SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	OF	
NONE	143	154	



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_3
MIN	USB2	USB2	USB2_HUB_3
MIN	0.38MM SPACING		XTAL_IN_CARD_READER
MIN	0.38MM SPACING		XTAL_OUT_CARD_READER
MIN	0.38MM SPACING		XTAL_OUT_CARD_READER_R
MIN	0.38MM SPACING		XTAL_IN_USB_HUB
MIN	0.38MM SPACING		XTAL_OUT_USB_HUB
MIN	0.38MM SPACING		XTAL_OUT_USB_HUB_R


Flash Media Ctrl

SYNC_MASTER=FINO-PC SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. SIZE: D DRAWING NUMBER: 051-6863 REV: 07
 SCALE: NONE SHEET: 144 OF 154




Flash Connector

SYNC_MASTER=FINO-PC SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	REV.	
NONE	145	154	



AUDIO: CODEC

SYNC_MASTER=FINO-SO SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	147 OF 154		

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49



AUDIO: LINE INPUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT OF	148 OF 154


LINE OUT LOW-PASS FILTER

FC = 37 KHZ, HO = -1.4



LINE OUT AMP

APPLE P/N 353S0687




AUDIO: LINE OUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT OF	150 154



SPEAKER AMP
APPLE P/N 353S0680

GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

AUDIO: SPEAKER AMP


SYNC_MASTER=FINO-SO SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT OF		
NONE	152 OF 154		



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

LINE OUT PLUG DETECTS
 AUDIO_LO_DET_L = LOW: PLUG INSERTED
 AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED




AUDIO: CONNECTORS
 SYNC_MASTER=FINO-SO SYNC_DATE=05/19/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	SHT	153	154
NONE			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35380655	35380933		U9500	PCM3052

UNUSED GPIO TERMINATIONS

4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP
APPLE P/N 353S0733



AUDIO GROUND RETURNS



AUDIO: POWER SUPPLIES

SYNC_MASTER=FINO-SO SYNC_DATE=05/19/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6863	07
SCALE	NONE	SHT OF	154 OF 154