

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SANTANA - M51 MLB

## PRODUCTION RELEASED

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
H		468168	PRODUCTION RELEASED	10/17/06	06/22/04

PDF	CSA	CONTENTS	MASTER	DATE
2	2	System Block Diagram	M51_PAUL	08/04/2006
3	3	Power Block Diagram	M51_PAUL	08/04/2006
4	4	BOM Config	M51_DAVE (MASTER)	
5	5	FUNC TEST 1 OF 2	M51_HENRY	08/04/2006
6	6	POWER CONN / MISC	M51_PAUL	08/04/2006
7	7	CPU 1 OF 2-FSB	M50_HENRY	08/04/2006
8	8	CPU 2 OF 2-PWR/GND	M50_HENRY	08/04/2006
9	9	CPU DECAPS & VID<>	M51_HENRY	08/04/2006
10	10	ASIC TEMP SENSORS	M51_DAVE (MASTER)	
11	11	CPU ITP700FLEX DEBUG	M50_HENRY	08/04/2006
12	12	NB CPU Interface	M50_HENRY	08/04/2006
13	13	NB PEG / Video Interfaces	M50_HENRY	08/04/2006
14	14	NB Misc Interfaces	M50_HENRY	08/04/2006
15	15	NB DDR2 Interfaces	M50_HENRY	08/04/2006
16	16	NB Power 1	M51_HENRY	08/04/2006
17	17	NB Power 2	M51_HENRY	08/04/2006
18	18	NB Grounds	M50_HENRY	08/04/2006
19	19	NB (GM) Decoupling	M51_DAVE (MASTER)	
20	20	NB Config Straps	M50_HENRY	08/04/2006
21	21	SB: 1 OF 4	M50_DOUG	08/04/2006
22	22	SB: 2 OF 4	M51_DOUG	08/04/2006
23	23	SB: 3 OF 4	M51_DOUG	08/04/2006
24	24	SB: 4 OF 4	M50_DOUG	08/04/2006
25	25	SB: DECOUPLING	M51_DOUG	08/04/2006
26	26	SB: MISC	M50_DOUG	08/04/2006
27	27	M51 SMBus Connections	M51_DAVE (MASTER)	
28	28	DDR2 SO-DIMM Connector A	M51_HENRY	08/04/2006
29	29	DDR2 SO-DIMM Connector B	M51_HENRY	08/04/2006
30	30	Memory Active Termination	M50_HENRY	08/04/2006
31	31	Memory Vtt Supply	M50_HENRY	08/04/2006
32	33	CLOCKS	M50_HENRY	08/04/2006
33	34	CLOCKS: TERMINATIONS	M51_HENRY	08/04/2006
34	38	Disk Connectors	M51_DOUG	08/04/2006
35	41	ETHERNET CONTROLLER	M50_DOUG	08/04/2006
36	42	ETHERNET MISC	M51_DOUG	08/04/2006
37	43	ETHERNET CONNECTOR	M51_DOUG	08/04/2006


PDF	CSA	CONTENTS	MASTER	DATE
38	44	FW: 1394B-LINK/PHY	M51_DOUG	08/04/2006
39	45	FW: 1394B MISC	M51_DOUG	08/04/2006
40	46	FIREWIRE CONNECTORS	M51_DOUG	08/04/2006
41	47	USB Device Interfaces	M51_DOUG	08/04/2006
42	53	AIRPORT CONN	M51_DOUG	08/04/2006
43	54	PCI-E CONNECTIONS	M51_DOUG	08/04/2006
44	58	SMC	M51_HENRY	08/04/2006
45	59	SMC & TPM SUPPORT	M51_HENRY	07/31/2006
46	60	LPC+ CONN	M51_HENRY	08/04/2006
47	63	SPI BOOTROM	M50_DOUG	08/04/2006
48	65	HD AND OD FAN	M51_HENRY	08/04/2006
49	66	CPU FAN, HD & OD TEMP	M51_HENRY	08/04/2006
50	67	TPM	M51_HENRY	08/04/2006
51	68	AUDIO: CODEC	AUDIO	08/04/2006
52	69	AUDIO: LINE INPUT AMP	AUDIO	08/04/2006
53	70	AUDIO: COMBO OUT AMP	AUDIO	08/04/2006
54	71	AUDIO: SPEAKER AMP_1	AUDIO	08/04/2006
55	72	AUDIO: SPEAKER AMP	AUDIO	08/04/2006
56	73	AUDIO: CONNECTORS	AUDIO	08/04/2006
57	74	AUDIO: POWER SUPPLIES	AUDIO	08/04/2006
58	75	IMVP6 CPU VCore Regulator	M51_PAUL	08/04/2006
59	76	CPU & SYSTEM SENSE	M51_DAVE (MASTER)	
60	77	PWR GOOD	M51_PAUL	08/04/2006
61	78	3V DC/DC 2.5V	M51_PAUL	08/04/2006
62	79	1.8V & 1.2V VREG	M51_PAUL	08/04/2006
63	80	1.5V_S0 & 1.05V_S0 VREG	M51_PAUL	08/04/2006
64	82	5V DC/DC	M51_PAUL	08/04/2006
65	83	S0 AND S3 FETS	M51_PAUL	08/04/2006
66	84	MXM PCI-E & PWR	M51_DAVE (MASTER)	
67	85	MXM I/O	M51_DAVE (MASTER)	
68	94	Internal Display Conns	M51_DAVE (MASTER)	
69	97	External Display Conns	M51_DAVE (MASTER)	

### Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7039	1	PCB, SCHEM, MLB, M51	SCH1		
820-1984	1	PCB, FAB, MLB, M51	MLB1		

**NEW 630 BOMS AS OF 9/7**  
**CURRENT: REV D 10/17**  
**SCH: REV G**

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPFER	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
THIRD ANGLE PROJECTION		DRAWING NUMBER		051-7039	REV. H
SHT 1 OF 97					




**System Block Diagram**

SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	OF	
NONE	2	97	



"S0" RAILS  
ONLY ON IN RUN

"S3" RAILS  
ON IN RUN AND SLEEP

"S5" RAILS  
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

### Power Block Diagram

SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. H
	SCALE NONE	SHEET 3	OF 97

Production BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7899	PCBA,MLB,2.33GHZ,M51	M51_COMMON,M51_BEST,EEE_WZD,PRODUCTION
630-7898	PCBA,MLB,2.16GHZ,M51	M51_COMMON,M51_BETTER,EEE_WZC,PRODUCTION

Development BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
603-8960	PCBA,DEVBOM,M51	M51_DEVELOPMENT

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M51_COMMON	COMMON,M51_COMMON1,M51_COMMON2,ALTERNATE
M51_COMMON1	CPU_TSENS_EXT,GPU_TSENS_INT,GPU_TSENS_EXT,MXM_ROM,NBCFG_PEG_REVERSE
M51_COMMON2	SB_SYSRST_4_PVT,ITP,MEROM,AMB_TSENS,CPU_PWR_SENSE
M51_DEVELOPMENT	DEVELOPMENT,M51_DEV1
M51_DEV1	CPU_TSENS_INT,SYS_PWR_SENSE,MXM_PWR_SENSE

BarCode Label / EEE #'s

MEROM BOM OPTION DUE TO PAGE 76 SHARING W/ M50

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:WZD]	CRITICAL	EEE_WZD
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:WZC]	CRITICAL	EEE_WZC

CHIPSET, ROMS, ETC.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
511S0025	1	IC,CPU-SKT,479BGA	J0700	CRITICAL	
338S0328	1	IC,945PM,NORTHBRIDGE	U1200	CRITICAL	
343S0385	1	IC,SB,652BGA	U2100	CRITICAL	
359S0117	1	IC,SLG84435,CLK GEN,68PIN QFN	U3301	CRITICAL	
338S0270	1	IC,88E8053,GIGABIT ENET XCVR,64P QFN,NO	U4101	CRITICAL	
(33580382) 341S1797	1	IC,ENET LAN ROM	U4102	CRITICAL	
341S1789	1	IC,TPM,TSSOP,28P	U6700	CRITICAL	TPM
353S1465	1	IC,CPU VREG,IMVP,TWO PHASE,SCREENED	U7500	CRITICAL	
(33580384) 341S1892	1	IC,2K I2C EEPROM,MXM,M51	U8570	CRITICAL	MXM_ROM
(33850274) 341T0019	1	IC,EFI BOOT ROM,M51	U6301	CRITICAL	
341T0020	1	IC,SMC,M51	U5800	CRITICAL	

PROCESSORS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3392	1	MEROM 2.33GHZ, M51	CPU	CRITICAL	M51_BEST
337S3390	1	MEROM 2.16GHZ, M51	CPU	CRITICAL	M51_BETTER

Misc. Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
742-0048	1	BAT,COIN,3V,220MAH,CR2032	BT2600	CRITICAL	NOSTUFF
820-2038	1	IO ALIGNMENT BOARD, M51	PCB2	CRITICAL	
946-0743	1	IO ALIGNMENT BOARD ADHESIVE	ADH1	CRITICAL	

BATTERY IS INSTALLED AT FATP

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0086	126S0078		ALL	Sanyo alt for Nich.
126S0099	126S0073		ALL	Sanyo alt for Nich.
126S0068	126S0088		ALL	Sanyo alt for Nich.
124-0361	124-0339		ALL	SANYO ALT

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0141	378S0140		ALL	GREEN LED ALT.
353S1461	353S1465		U7500	CPU VREG NEW REV
740S0044	740S0028		F9710	DVI DDC (LITTLEFUSE)
138S0567	138S0516		ALL	CAP CONSOLIDATION
376S0388	376S0444		ALL	ON SEMI 2ND SRC FOR IR

SENSOR STUFFING OPTIONS

MUST STUFF WHEN SYS\_PWR\_SENSE IS NOT STUFFED (I.E. WHEN DEVELOPMENT BOM IS NOT STUFFED)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
102S0699	1	RES,0-OHM,2010	R7650	PRODUCTION
116S0090	1	RES,10K-OHM,5%,0402	C7650	PRODUCTION
116S0090	1	RES,10K-OHM,5%,0402	C7650	PRODUCTION

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

MUST STUFF WHEN MXM\_PWR\_SENSE IS NOT STUFFED (IF THIS MOVES TO DEV BOM)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
107S0070	1	RES,0-OHM,2512	R8450	PRODUCTION
116S0090	1	RES,10K-OHM,5%,0402	C8458	PRODUCTION
116S0090	1	RES,10K-OHM,5%,0402	C8459	PRODUCTION

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

MUST STUFF WHEN CPU\_PWR\_SENSE IS NOT STUFFED (IF THIS MOVES TO DEV BOM)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0090	1	RES,10K-OHM,5%,0402	C7602	NOSTUFF
116S0090	1	RES,10K-OHM,5%,0402	C7612	NOSTUFF

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

BOM Config

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	OF	REV.
NONE	4	97	

LAYOUT: PLACE CLOSE TO DESTINATION  
\* OPPOSITE END FROM CLOCK BUFFER

FSB SIGNALS

34 21 SB\_CLK100M\_SATA\_P PP6C4 OMIT P4MM  
34 21 SB\_CLK100M\_SATA\_N PP6C5 OMIT P4MM

12 11 7 FSB\_CPURST\_L PP621 OMIT P4MM

1473 NC\_NB\_CFG<17> MAKE\_BASE=TRUE  
1474 NC\_NB\_CFG<15> MAKE\_BASE=TRUE  
1475 NC\_NB\_CFG<14> MAKE\_BASE=TRUE  
1476 NC\_NB\_CFG<13> MAKE\_BASE=TRUE  
1477 NC\_NB\_CFG<12> MAKE\_BASE=TRUE  
1478 NC\_NB\_CFG<11> MAKE\_BASE=TRUE  
1479 NC\_NB\_CFG<10> MAKE\_BASE=TRUE  
1480 NC\_NB\_CFG<8> MAKE\_BASE=TRUE  
1481 NC\_NB\_CFG<6> MAKE\_BASE=TRUE  
1482 NC\_NB\_CFG<4> MAKE\_BASE=TRUE  
1483 NC\_NB\_CFG<3> MAKE\_BASE=TRUE

PPVCORE\_CPU FUNC\_TEST=TRUE  
PP3V3\_S5 FUNC\_TEST=TRUE  
PP2V5\_S5 FUNC\_TEST=TRUE  
PP1V8\_S3 FUNC\_TEST=TRUE  
PP1V2\_S3 FUNC\_TEST=TRUE  
PP1V5\_S0 FUNC\_TEST=TRUE  
PP1V05\_S0 FUNC\_TEST=TRUE  
PP5V\_S5 FUNC\_TEST=TRUE  
PP5V\_S0 FUNC\_TEST=TRUE  
PP5V\_S5 FUNC\_TEST=TRUE  
PP3V3\_S5 FUNC\_TEST=TRUE  
PP3V3\_S0 FUNC\_TEST=TRUE  
PP24V\_S0 FUNC\_TEST=TRUE

XDP\_BPM\_L<3> FUNC\_TEST=TRUE  
XDP\_BPM\_L<2> FUNC\_TEST=TRUE  
XDP\_BPM\_L<1> FUNC\_TEST=TRUE  
XDP\_BPM\_L<0> FUNC\_TEST=TRUE  
XDP\_DBRESET\_L FUNC\_TEST=TRUE  
SW\_RST\_BTN\_L FUNC\_TEST=TRUE  
POWER\_BUTTON\_L FUNC\_TEST=TRUE  
LPC\_AD<0> FUNC\_TEST=TRUE  
LPC\_AD<1> FUNC\_TEST=TRUE  
LPC\_AD<2> FUNC\_TEST=TRUE  
LPC\_AD<3> FUNC\_TEST=TRUE  
LPC\_FRAME\_L FUNC\_TEST=TRUE  
PM\_CLKRUN\_L FUNC\_TEST=TRUE  
BOOT\_LPC\_SPI\_L FUNC\_TEST=TRUE  
DEBUG\_RST\_L FUNC\_TEST=TRUE  
FWH\_INIT\_L FUNC\_TEST=TRUE  
PCI\_CLK\_PORT80 FUNC\_TEST=TRUE  
INT\_SERIRQ FUNC\_TEST=TRUE  
PM\_SUS\_STAT\_L FUNC\_TEST=TRUE  
SMC\_MD1 FUNC\_TEST=TRUE  
SMC\_RST\_L FUNC\_TEST=TRUE  
SMC\_NMI FUNC\_TEST=TRUE  
SV\_SET\_UP FUNC\_TEST=TRUE  
ISENSF\_CAL\_EN FUNC\_TEST=TRUE  
INV\_ENABLE\_BL FUNC\_TEST=TRUE  
LCD\_PWM FUNC\_TEST=TRUE  
CPU\_VID<0> FUNC\_TEST=TRUE  
CPU\_VID<1> FUNC\_TEST=TRUE  
CPU\_VID<2> FUNC\_TEST=TRUE  
CPU\_VID<3> FUNC\_TEST=TRUE  
CPU\_VID<4> FUNC\_TEST=TRUE  
CPU\_VID<5> FUNC\_TEST=TRUE  
CPU\_VID<6> FUNC\_TEST=TRUE  
PM\_DPRS1\_PVR FUNC\_TEST=TRUE  
CPU\_DPRST\_L FUNC\_TEST=TRUE  
VR\_PWRGOOD\_DELAY FUNC\_TEST=TRUE  
VR\_PWRGD\_CK410 FUNC\_TEST=TRUE  
ALL\_SYS\_PWRGD FUNC\_TEST=TRUE  
PM\_SLP\_S4\_L FUNC\_TEST=TRUE  
PM\_SLP\_S3\_L FUNC\_TEST=TRUE

SMC\_TCK FUNC\_TEST=TRUE  
SMC\_TDI FUNC\_TEST=TRUE  
SMC\_TDO FUNC\_TEST=TRUE  
SMC\_TMS FUNC\_TEST=TRUE  
SMC\_TRST\_L FUNC\_TEST=TRUE  
SMC\_TX\_L FUNC\_TEST=TRUE  
SMC\_RX\_L FUNC\_TEST=TRUE  
SMC\_MANUAL\_RST\_L FUNC\_TEST=TRUE  
XDP\_TCK FUNC\_TEST=TRUE  
XDP\_TDI FUNC\_TEST=TRUE  
XDP\_TDO FUNC\_TEST=TRUE  
XDP\_TMS FUNC\_TEST=TRUE  
XDP\_TRST\_L FUNC\_TEST=TRUE  
POWER\_BUTTON\_L FUNC\_TEST=TRUE  
SW\_RST\_BTN\_L FUNC\_TEST=TRUE  
NB\_TSENS\_HS\_DXP FUNC\_TEST=TRUE  
NB\_TSENS\_HS\_DYN FUNC\_TEST=TRUE  
CPU\_XDP\_CLK\_N FUNC\_TEST=TRUE  
CPU\_XDP\_CLK\_P FUNC\_TEST=TRUE  
ITPRESET\_L FUNC\_TEST=TRUE  
XDP\_BPM\_L<5> FUNC\_TEST=TRUE  
XDP\_BPM\_L<4> FUNC\_TEST=TRUE

D

D

34 23 SB\_CLK14P3M\_TIMER PP6D9 OMIT P4MM  
34 23 SB\_CLK48M\_USBC1LR PP6E0 OMIT P4MM

LAYOUT NOTE: PLACE NEAR NORTHBRIDGE

I513 TP\_PCI\_GNT3\_L MAKE\_BASE=TRUE  
SPARE\_USB\_PORT  
USB\_F\_N TP\_USB\_F\_N MAKE\_BASE=TRUE  
USB\_F\_P TP\_USB\_F\_P MAKE\_BASE=TRUE

I513 TP\_PCI\_GNT3\_L MAKE\_BASE=TRUE  
INVERTER\_DOES\_NOT\_USE\_THIS\_SIGNAL  
LVDS\_BKLTEN TP\_LVDS\_BKLTEN MAKE\_BASE=TRUE

PCI\_CLK\_SB PP6D0 OMIT P4MM  
PCI\_CLK\_FW PP626 OMIT P4MM  
PCI\_CLK\_SMC PP627 OMIT P4MM

LAYOUT NOTE: PLACE NEAR SOUTHBRIDGE

VR\_PWRGOOD\_DELAY PP665 OMIT P4MM  
NB\_RST\_IN\_LR PP666 OMIT P4MM

DMI\_S2N\_N<0> PP673 OMIT P4MM  
DMI\_S2N\_P<0> PP674 OMIT P4MM  
MEM\_VREF\_NB\_0 PP6E1 OMIT P4MM  
MEM\_VREF\_NB\_1 PP675 OMIT P4MM

NC\_AUD\_BI\_PORT\_G\_L NO\_TEST=TRUE  
NC\_ALS\_GAIN NO\_TEST=TRUE  
NC\_AUD\_VREF\_PORT\_C NO\_TEST=TRUE  
NC\_AUD\_VREF\_PORT\_D NO\_TEST=TRUE  
NC\_SMC\_BATT\_CHG\_EN NO\_TEST=TRUE  
NC\_SMC\_BATT\_ISET NO\_TEST=TRUE  
NC\_SMC\_BATT\_TRICKLE\_PU\_L NO\_TEST=TRUE  
NC\_SMC\_BATT\_VSET NO\_TEST=TRUE  
NC\_SMC\_P20 NO\_TEST=TRUE  
NC\_SMC\_P21 NO\_TEST=TRUE  
NC\_SMC\_P22 NO\_TEST=TRUE  
NC\_SMC\_P23 NO\_TEST=TRUE  
NC\_SMC\_P26 NO\_TEST=TRUE  
NC\_SMC\_P27 NO\_TEST=TRUE  
NC\_SMC\_SYS\_ISET NO\_TEST=TRUE  
NC\_SMC\_SYS\_VSET NO\_TEST=TRUE  
NC\_SMS\_X\_AXIS NO\_TEST=TRUE  
NC\_SMS\_Y\_AXIS NO\_TEST=TRUE  
NC\_SMS\_Z\_AXIS NO\_TEST=TRUE

IDE\_PDIO\_L PP6C6 OMIT P4MM  
IDE\_PDIO\_RDY PP6C7 OMIT P4MM  
IDE\_PDD<9> PP6C8 OMIT P4MM

PCIE\_B\_D2R\_P PP600 OMIT P4MM  
PCIE\_B\_D2R\_N PP601 OMIT P4MM  
DMI\_N2S\_P<0> PP6D3 OMIT P4MM  
DMI\_N2S\_N<0> PP6D4 OMIT P4MM

LPC\_FRAME\_L PP6D8 OMIT P4MM  
SPI\_SO PP612 OMIT P4MM  
SPI\_SI PP613 OMIT P4MM

ALL I2C BUSSES (PLACE IN ACCESSIBLE LOCATION TOP SIDE)


SMBUS\_SB\_SCL PP604 OMIT P4MM  
SMBUS\_SB\_SDA PP605 OMIT P4MM

SMBUS\_SMC\_A\_S3\_SCL PP610 OMIT P4MM  
SMBUS\_SMC\_A\_S3\_SDA PP611 OMIT P4MM

A

A






MISC GROUND VIAS



FUNC TEST 1 OF 2  
SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC. SIZE D DRAWING NUMBER 051-7039 REV. H SCALE NONE SHIT 5 OF 97

SYSTEM STATUS



**POWER CONN / MISC**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	OF	REV.
NONE	6	97	



**CPU 1 OF 2-FSB**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHEET 7 OF 97	



CPU 2 OF 2-PWR/GND

SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	OF	REV.
NONE	8	97	



8

7

6

5


4

3

2


1

### CPU HEATSINK MOUNTING HOLES




WE HAD A 330UF ELEC CAP HERE FOR 1.05V RAIL - CHECK WE CAN REMOVE

### VCCP CORE DECOUPLING



### VCC CORE DECOUPLING

DESIGN FOR 44 CERAMIC AND 3 ELECT BULK 1800UF



**CPU DECAPS & VID<>**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	OF	REV.
NONE	9	97	

D

C


B

A



CPU INTERNAL DIODE THERMAL SENSOR

NOTE:  
IF CPU T DIODE TO BE READ IN OFF STATE,  
THEN THIS SHOULD BE S5

LAYOUT NOTE:  
ADD GND GUARD TRACES FOR CPU\_THERMD\_P/N  
ROUTE ON SAME LAYER WITH 0.254MM TRACE WIDTH & SPACING.





NB HEATSINK TEMPERATURE SENSE




CPU AND GPU REMOTE HEATSINK THERMAL SENSORS

MXM CARD TEMPERATURE SENSOR  
(GPU INTERNAL DIODE)



NOTE: I2C ADDR:98(1001 100) ON NVIDIA CARD  
MAY NOT BE CONSISTENT WITH OTHER CARDS

AMBIENT TEMPERATURE (CPU FAN INTAKE) SENSOR



ASIC TEMP SENSORS  
SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	10 OF	97
NONE			


D

C

B

A


### CPU ITP700FLEX DEBUG SUPPORT



**CPU ITP700FLEX DEBUG**  
 SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	11 OF	97
NONE			



**NB CPU Interface**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	12 OF 97	
NONE			

**LVDS Disable**  
 Can leave all signals NC if LVDS is not implemented  
 Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used  
 VCCD\_LVDS must remain powered with proper decoupling.  
 Otherwise, tie VCCD\_LVDS to GND also.

**TV-Out Signal Usage:**  
 Composite: DACA only  
 S-Video: DACB & DACC only  
 Component: DACA, DACB & DACC  
 Unused DAC outputs must remain powered, but can omit  
 filtering components. Unused DAC outputs should  
 connect to GND through 75-ohm resistors.

**TV-Out Disable**  
 Tie DACx\_OUT, IRTNx, and IREF to 1.5V power rail.  
 Tie VCCD\_TVDAC, VCCD\_QTVDAC, VCCA\_TVDACx, and  
 VCCA\_TVVBG to 1.5V power rail. Tie VSSA\_TVVBG to GND.

**CRT Disable**  
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie  
 HSYNC and VSYNC to GND. Tie VCCA\_CRTDAC to VCC Core  
 rail, and tie VSSA\_CRTDAC and VCC\_SYNC to GND.



SDVO Alternate Function  
 SDVO\_TVCLKIN#  
 SDVO\_INT#  
 SDVO\_FLDSTALL#


SDVO\_TVCLKIN  
 SDVO\_INT  
 SDVO\_FLDSTALL

SDVOB\_RED#  
 SDVOB\_GREEN#  
 SDVOB\_BLUE#  
 SDVOB\_CLKN  
 SDVOC\_RED#  
 SDVOC\_GREEN#  
 SDVOC\_BLUE#  
 SDVOC\_CLKN

SDVOB\_RED  
 SDVOB\_GREEN  
 SDVOB\_BLUE  
 SDVOB\_CLKP  
 SDVOC\_RED  
 SDVOC\_GREEN  
 SDVOC\_BLUE  
 SDVOC\_CLKP

**NB PEG / Video Interfaces**  
 SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	13 OF 97	
NONE			



**NB Misc Interfaces**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	14 OF	97
NONE			



**NB DDR2 Interfaces**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHT 15 OF 97	



**NB Power 1**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	16 OF 97	
NONE			





**NB Power 2**


SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHEET 17 OF 97	



**NB Grounds**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHEET <b>18</b> OF <b>97</b>	


### TVOUT DISABLE











### LVDS DISABLE



### DISPLAY DISABLE



### TVOUT DISABLE



Layout Note:  
These 4 0.1uF caps should be within 5 mm of NB edge

Layout Note:  
Place in cavity

Layout Note:  
Place on the edge

Layout Note:  
Place L and C close to MCH


Layout Note:  
10uF caps should be close to MCH on opposite side.

Layout Note:  
3GPLL 10uF cap should be placed in cavity

Layout Note: Route to caps, then GND

**NB (GM) Decoupling**  
 SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	19 OF	97
NONE			



**NB Config Straps**


SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	20 OF 97	
NONE			



NOTE:  
FOR IS SMC WILL PUT LAN INT'F  
INTO RESET STATE TO SAVE PWR.  
INTEL CONFIRMS OK TO LEAVE PINS AS NC

NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

**SB: 1 OF 4**








SYNC\_MASTER=M50\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT		REV.
NONE	21 OF 97		



**SB: 2 OF 4**

SYNC\_MASTER=M51\_DUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	22 OF 97	
NONE			



NOTE FOR R2323 (DEF=NOSTUFF) STRAPPING & PWROK RISING: SB WILL DISABLE TOO TIMER SYSTEM REBOOT FEATURE


NOTE FOR GPIO25: HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS - CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)

NOTE: SV\_SET\_UP IS LINDACARD DETECT HI = PRESENT LO = NOT PRESENT

LAYOUT NOTE: PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4  
SYNC\_MASTER=M51\_D0UG SYNC\_DATE=08/04/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	NONE	SHT	23 OF 97



**SB: 4 OF 4**

SYNC\_MASTER=M50\_D0UG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	24 OF 97	
NONE			





**SB: DECOUPLING**  
 SYNC\_MASTER=M51 DOUG SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	25 OF 97	
NONE			




<b>SB: MISC</b>	
SYNC_MASTER=M50_DOUG	SYNC_DATE=08/04/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	26 OF	97
NONE			


### ICH7-M SMBus Connections




### SMC "0" SMBus Connections




### SMC "A" SMBus Connections



### Unused SMC "Battery A/B" SMBus



### SMC "B" SMBus Connections



### M51 SMBus Connections

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	27 OF	97
NONE			

### Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_MEM\_SCL  
 - =I2C\_MEM\_SDA

BOM options provided by this page:  
 (NONE)



### DDR2 VRef

One 0.1uF per connector



### DDR2 Bypass Caps

(For return current)



**DDR2 SO-DIMM Connector A**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	28 OF 97	
NONE			


**Page Notes**

Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)



Signal aliases required by this page:  
 - =I2C\_MEM\_SCL  
 - =I2C\_MEM\_SDA

BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.



**DDR2 Bypass Caps**  
(For return current)




**PDRM**

**DDR2 SO-DIMM Connector B**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	29 OF	97
NONE			

One cap for each side of every RPAK, one cap for every two discrete resistors  
BOMOPTION shown at the top of each group applies to every part below it



**Memory Active Termination**

---

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHT 30 OF 97	

Page Notes

Power aliases required by this page:  
 - =PP5V\_S0\_MEMVTT  
 - =PP1V8\_S0\_MEMVTT  
 - =PP0V9\_S0\_MEMVTT\_LDO


---

Signal aliases required by this page:  
 (NONE)

---

BOM options provided by this page:  
 (NONE)

DDR2 Vtt Regulator



Preprint

**Memory Vtt Supply**


SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHT 31 OF	97



(EACH POWER PIN PLACED ONE 0.1UF)  
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

- (FROM ICH7 GPIO18 STPPCI\* )
- (FROM ICH7 GPIO20 STPCPU\* )
- (CPU HOST 133/167MHZ)
- (GMCH HOST 133/167MHZ)
- (ITP HOST 133/167MHZ)
- (GMCH D\_REFSSCLKIN DISPLAY PLL B 100MHZ)
- (GPU PCI-E 100 MHZ )
- NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?
- (ICH7M DMI 100 MHZ )
- (FOR PCI-E CARD)
- (ICH SATA 100 MHZ)
- (FROM ICH7 GPIO35) (SIGNAL NAME WILL BE CHANGED POST PROTO TO REMOVE 100M FROM SIGNAL NAME)
- (GMCH G\_CLKIN 100 MHZ )
- (FROM GMCH CLK\_REQ\*)
- (WIRELESS PCI-E 100 MHZ )
- (NOT USED )
- (GIGA LAN PCI-E 100 MHZ )
- (GMCH D\_REFCLKIN DISPLAY PLL A 96MHZ)
- (FROM CPU VCORE PWR GOOD)
- (ICH7M USB 48MHZ)
- (ICH7M,SIO,LPC REF. 14.318MHZ)

FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11	
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST	* FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0	
1	0	27M_NON_SPREAD	27M_SPREAD	SRCT0	SRCC0	* FOR EXT. GRAPHIC SYSTEM
1	1	OFF LOW	TBD	SRCT0	SRCC0	

**CLOCKS**

SYNC\_MASTER=M50\_HENRY    SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	33 OF 97	
NONE			



8

7

6

5

4

3

2

1

D

C

B


A

D

C




B

A



FSB FREQUENCY SELECT:

	STUFF	NO STUFF
CPU DRIVEN	R3454 R3455 R3461	R3452 R3457 R3463
533MHZ (133MHZ CPU CLK)	R3459 R3461	R3454 R3463
667MHZ (166MHZ CPU CLK)	R3452 R3461	R3457 R3463



NOTE: USE THESE PULL-DOWNS IF NOT CONNECTED TO GPIO'S

NOTE: CK410\_SRC3\_P SHOULD BE DRIVEN OR PULLED DOWN BY HXM GRAPHICS CARD.

TPM CLOCK IS TURNED OFF IN SW AND RESISTOR NOSTUFF

CLOCKS: TERMINATIONS

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE




II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	34 OF	97
NONE			



**SATA CONNECTOR**



**PATA (ODD) CONNECTOR**



**Disk Connectors**

SYNC\_MASTER=M51 DOUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**







THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	38 OF 97	
NONE			



**ETHERNET CONTROLLER**

SYNC\_MASTER=M50\_DOUG SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	41 OF 97	
NONE			



**ETHERNET MISC**

SYNC\_MASTER=M51\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHT 42 OF 97	




PRIVATE

**ETHERNET CONNECTOR**

SYNC\_MASTER=M51\_DOUG      SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHT <b>43</b> OF <b>97</b>	



**FW: 1394B-LINK/PHY**

SYNC\_MASTER=M51 DOUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHEET <b>44</b> OF <b>97</b>	



1394 PHY DATA/STROBE AND POWER CLASS OPTIONS




1394 PHY 1.95V REGULATOR





1394 PHY CRYSTAL OSCILLATOR



1394 LINK POWER ON RESET AND PCI RESET




- FW LINK D0 MAKE\_BASE=TRUE == FW PHY D0
  - FW LINK D1 MAKE\_BASE=TRUE == FW PHY D1
  - FW LINK D2 MAKE\_BASE=TRUE == FW PHY D2
  - FW LINK D3 MAKE\_BASE=TRUE == FW PHY D3
  - FW LINK D4 MAKE\_BASE=TRUE == FW PHY D4
  - FW LINK D5 MAKE\_BASE=TRUE == FW PHY D5
  - FW LINK D6 MAKE\_BASE=TRUE == FW PHY D6
  - FW LINK D7 MAKE\_BASE=TRUE == FW PHY D7
  - FW LINK CTL0 MAKE\_BASE=TRUE == FW PHY CTL0
  - FW LINK CTL1 MAKE\_BASE=TRUE == FW PHY CTL1
  - FW LINK LCLK MAKE\_BASE=TRUE == FW PHY LCLK
  - FW LINK LPS MAKE\_BASE=TRUE == FW PHY LPS
  - FW LINK LREQ MAKE\_BASE=TRUE == FW PHY LREQ
  - FW LINK PCLK MAKE\_BASE=TRUE == FW PHY PCLK
  - FW LINK LINKON MAKE\_BASE=TRUE == FW PHY LINKON
  - FW LINK PINT MAKE\_BASE=TRUE == FW PHY PINT
- NOTE: 1K IS PER TI SPEC TO BALANCE OUT THE 470 PULLUP ON DS2  
 NORMALLY TERMINATIONS WOULD GO HERE...  
 SIMULATIONS SHOW THAT TERMINATIONS WERE NOT NEEDED FOR M51  
 CONSTRAIN NETS TO 200-250PS IF NO TERM-Rs...



**FW: 1394B MISC**  
 SYNC\_MASTER=M51 DOUG SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	45 OF	97
NONE			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4600	ORIGINAL TOKO CHOKE
15580232	15580289		FL4610	ORIGINAL TOKO CHOKE

### FIREWIRE CONNECTORS

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	46 OF	97
NONE			




# External USB Ports




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15580232	15580289		L4712	ORIGINAL TORO CHOKE
15580232	15580289		L4722	ORIGINAL TORO CHOKE
15580232	15580289		L4732	ORIGINAL TORO CHOKE
15580232	15580289		L4752	ORIGINAL TORO CHOKE

LAYOUT NOTE:  
PLACE C4743, C4797 & L4740  
NEAR J4760 PIN 8 IN THE  
ORDER LISTED, AND NOT ON  
BOTH SIDES OF THE PIN.  
PLACE C4742 CLOSED TO J4760.



## IR RECEIVER & ALS



## CAMERA & MIC



## BLUETOOTH



**USB Device Interfaces**

SYNC\_MASTER=M51 DOUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE NONE SHEET 47 OF 97

SIZE D DRAWING NUMBER 051-7039 REV. H



LAYOUT NOTE:  
 PLACE R5302-03 SUCH THAT STUB LENGTH IS  
 MINIMIZED IF THE RESISTORS ARE NOT STUFFED

CRITICAL  
**SDF5300**  
 STDOFF-5.60D1.63H-1.35-TH

CRITICAL  
**SDF5301**  
 STDOFF-5.60D1.63H-1.35-TH

PROTECTED BY PATENT

**AIRPORT CONN**

SYNC\_MASTER=M51\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHEET 53 OF 97	

D

D

C

C

B

B

A

A

PCI-E X1 PORT "A" = ETHERNET (YUKON)

22 PCIE\_A\_R2D\_C\_N == PCIE\_ENET\_R2D\_C\_N 41  
MAKE\_BASE=TRUE

22 PCIE\_A\_R2D\_C\_P == PCIE\_ENET\_R2D\_C\_P 41  
MAKE\_BASE=TRUE

22 PCIE\_A\_D2R\_N == PCIE\_ENET\_D2R\_N 41  
MAKE\_BASE=TRUE

22 PCIE\_A\_D2R\_P == PCIE\_ENET\_D2R\_P 41  
MAKE\_BASE=TRUE

PCI-E X1 PORT "B" = MINI CARD (AIRPORT)

22 PCIE\_B\_R2D\_C\_N == PCIE\_AIRPORT\_R2D\_C\_N 53  
MAKE\_BASE=TRUE

22 PCIE\_B\_R2D\_C\_P == PCIE\_AIRPORT\_R2D\_C\_P 53  
MAKE\_BASE=TRUE

22 PCIE\_B\_D2R\_N == PCIE\_AIRPORT\_D2R\_N 53  
MAKE\_BASE=TRUE

22 PCIE\_B\_D2R\_P == PCIE\_AIRPORT\_D2R\_P 53  
MAKE\_BASE=TRUE

PCI-E X1 PORTS C, D, E, F = UNUSED

22 PCIE\_C\_R2D\_C\_N == TP\_PCIE\_C\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_C\_R2D\_C\_P == TP\_PCIE\_C\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_C\_D2R\_N == TP\_PCIE\_C\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_C\_D2R\_P == TP\_PCIE\_C\_D2R\_P  
MAKE\_BASE=TRUE

22 PCIE\_D\_R2D\_C\_N == TP\_PCIE\_D\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_D\_R2D\_C\_P == TP\_PCIE\_D\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_D\_D2R\_N == TP\_PCIE\_D\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_D\_D2R\_P == TP\_PCIE\_D\_D2R\_P  
MAKE\_BASE=TRUE

22 PCIE\_E\_R2D\_C\_N == TP\_PCIE\_E\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_E\_R2D\_C\_P == TP\_PCIE\_E\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_E\_D2R\_N == TP\_PCIE\_E\_D2R\_N  
MAKE\_BASE=TRUE


22 PCIE\_E\_D2R\_P == TP\_PCIE\_E\_D2R\_P  
MAKE\_BASE=TRUE

22 PCIE\_F\_R2D\_C\_N == TP\_PCIE\_F\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_F\_R2D\_C\_P == TP\_PCIE\_F\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_F\_D2R\_N == TP\_PCIE\_F\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_F\_D2R\_P == TP\_PCIE\_F\_D2R\_P  
MAKE\_BASE=TRUE



**PCI-E CONNECTIONS**

SYNC\_MASTER=M51\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	OF	
NONE	54	97	

UNUSED PINS HAVE THE FORMAT SMC\_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.

SMC_H8S2116 (1 OF 4)		SMC_H8S2116 (2 OF 4)	
23	PM LAN_ENABLE B12	P10	SMC PM_G2_EN
23	SMC_RSTGATE_L C13	P11	SMC_ADAPTER_EN
84 77 26	ALL_SYS_PWRGD A15	P12	SPI_ARB
74	RSMRST_PWRGD B14	P13	SPI_SCLK
23	SMC_SB_NMI B15	P14	SPI_SI
23	PM_RSMRST_L C14	P15	SPI_SO
75	IMVP_VR_ON D12	P16	SMC_PROCHOT_3_3_L
23	PM_PWRBTN_L C15	P17	SMC_CPU_INIT_3_3_L
59	SMC_P20 D13	P20	SMC_CPU_ISENSE
59	SMC_P21 D14	P21	SMC_CPU_VSENSE
59	SMC_P22 D15	P22	SMC_GPU_ISENSE
59	SMC_P23 E12	P23	SMC_GPU_VSENSE
59	SMC_BATT_TRICKLE_EN_L E14	P24	SMC_DCIN_ISENSE
59	SMC_BATT_CHG_EN E15	P25	SMC_PBUS_VSENSE
59	SMC_P26 E13	P26	SMC_BATT_ISENSE
59	SMC_P27 F14	P27	SMC_FWIRE_ISENSE
67 60 21 5	LPC_AD<0> D9	P30/LAD0	SMC_WAKE_SCI_L
67 60 21 5	LPC_AD<1> C9	P31/LAD1	SMC_TPM_GPIO
67 60 21 5	LPC_AD<2> A9	P32/LAD2	PM_CLKRUN_L
67 60 21 5	LPC_AD<3> B9	P33/LAD3	PM_SUS_STAT_L
67 60 21 5	LPC_FRAME_L D8	P34/LFRAME*	SMC_TX_L
34	SMC_LRESET_L C8	P35/LRESET*	SC_RX_L
34	PCI_CLK_SMC A8	P36/LCLK	SMB_BSB_CLK
67 60 21 5	INT_SERIRQ D7	P37/SERIRQ	SMC_ONOFF_L
59	SMC_XDP_TMS A5	P40/TMIO	SMC_BC_ACOG
59	SMC_SYS_LED_16B B5	P41/TMO0	SMC_BS_ALRT_L
27	SMB_BSB_DATA D5	P42/SDA1	PM_SLP_S3_L
59	SMC_TPM_PP C3	P43/TM11/EXSCK1	PM_SLP_S4_L
59	SMC_XDP_TRST_L B1	P44/TM01	PM_SLP_S5_L
59	SMC_XDP_TCK C2	P45	SMC_SUS_CLK
59	SMC_SYS_LED D3	P46/PWX0/PWM0	SMB_0_S0_DATA
59	SMC_SYS_KBDLED C1	P47/PWX1/PWM1	
60 59 5	SMC_TX_L G1	P50	
60 59 5	SMC_RX_L G4	P51	
27	SMB_0_S0_CLK F2	P52/SCL0	

SMC_H8S2116 (2 OF 4)		SMC_H8S2116 (3 OF 4)	
21	SMC_RCIN_L R3	PA0/KIN8*/PA2DC	SMC_CASE_OPEN
60 22 5	BOOT_LPC_SPI_L P3	PA1/KIN9*/PA2DD	SMC_TCK
23	PM_SYSRST_L R2	PA2/KIN10*/PS2AC	SMC_TDI
59	SMC_TPM_RESET_L N3	PA3/KIN11*/PS2AD	SMC_TDO
67 64	PM_EXSTS_L R1	PA4/KIN12*/PS2BC	SMC_TMS
23 10	PM_THRM_L N2	PA5/KIN13*/PS2BD	SMC_PPF0
59	SYS_ONEWIRE M4	PA6/KIN14*/PS2CC	SMC_PPF1
23	PM_BATLOW_L N1	PA7/KIN15*/PS2CD	SMC_LID
23	SMC_EXTSMI_L B10	PB0/LSMI*	SMC_CPU_RESET_3_3_L
23	SMC_RUNTIME_SCI_L A10	PB1/LSCI	SMC_BATT_ISET
59	SMC_ODD_DETECT D10	PB2	SMC_BATT_VSET
59	ISENSE_CAL_EN A11	PB3	SMC_SYS_ISET
59	SMC_EXCARD_CP B11	PB4	SMC_SYS_VSET
59	SMC_EXCARD_PWR_EN C11	PB5	SPI_CE_L
59	SMC_EXCARD_OC_L A12	PB6	SMC_XDP_TCK_3_3
59	SMC_XDP_TDO_3_3 D11	PB7	SMB_BSA_DATA
65	SMC_FAN_0_CTL G14	PC0/TIOCA0/WUE8*	SMB_BSA_CLK
65	SMC_FAN_1_CTL G15	PC1/TIOC0/WUE9*	SMB_A_S3_DATA
65	SMC_FAN_2_CTL G13	PC2/TIOCC0/TCLKA/WUE10*	SMB_A_S3_CLK
65	SMC_FAN_3_CTL G12	PC3/TIOC0/TCLKB/WUE11*	SMB_B_S0_DATA
65	SMC_FAN_0_TACH H14	PC4/TIOCA1/WUE12*	SMB_B_S0_CLK
65	SMC_FAN_1_TACH H15	PC5/TIOCB1/TCLKC/WUE13*	SMC_PROCHOT
65	SMC_FAN_2_TACH H13	PC6/TIOCA2/WUE14*	SMC_THRMTRIP
65	SMC_FAN_3_TACH H12	PC7/TIOCB2/TCLKD/WUE15*	SMC_FWE
59	SMS_X_AXIS M11	PD0/AN8	ALS_GAIN
59	SMS_Y_AXIS P11	PD1/AN9	SMS_INT_L
59	SMS_Z_AXIS R11	PD2/AN10	SMC_ONOFF_L
59	SMC_ANALOG_ID N11	PD3/AN11	
59	SMC_NB_ISENSE P10	PD4/AN12	
59	SMC_MEM_ISENSE R10	PD5/AN13	
59	ALS_LEFT N10	PD6/AN14	
59	ALS_RIGHT M10	PD7/AN15	

SMC_H8S2116 (4 OF 4)	
G3	NC0
H3	NC1
K3	NC2
L3	NC3
M3	NC4
N3	NC5
P3	NC6
Q3	NC7
R3	NC8
S3	NC9
T3	NC10
V3	NC11
W3	NC12
X3	NC13
Y3	NC14
Z3	NC15
AA3	NC16
AB3	NC17
AC3	NC18
AD3	NC19
AE3	NC20
AF3	NC21
AG3	NC22



**SMC**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	58 OF 97	
NONE			

D


D

**WHITE SYSLED**  
 SMC\_SYS\_LED - PWM, S/W VARIED TO CONTROL BRIGHTNESS  
 ACROSS LARGE VOLUME MANUFACTURING  
 SMC\_SYS\_LED\_16B - PWM, NORMAL LED ACTIVITY, SLEEP PULSE, RUN, ETC




C

C




**POWER BUTTON HEADER**



B

B


**SMC RESET BUTTON**




A

A


**SMC CRYSTAL**



**TPM CRYSTAL**




**SMC ALIASES, PULLUPS, AND TESTPOINTS**



APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. H
	SCALE NONE	SHEET 59 OF 97	

**SMC & TPM SUPPORT**  
 SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=07/31/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



**LPC+ CONN**

SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHT 60 OF	97



R6306-07 SHOULD BE PLACED LESS THAN 2.54MM FROM U2100  
 R6303 SHOULD BE PLACED LESS THAN 2.54MM FROM U6301

**SPI BOOTROM**  
 SYNC\_MASTER=M50\_DOUG SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT		OF
NONE	63		97




NOTE: ADDED TO PROTECT SMC

**HD AND OD FAN**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	65 OF 97	
NONE			






FAN 2

HD TEMP SENSOR

ODD TEMP SENSOR

**CPU FAN, HD & OD TEMP**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	66 OF	97
NONE			



LAYOUT NOTE:  
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:  
SINCE CURRENT OF VSB IS NOT YET ON SPEC,  
1/8W (R6704/R6705) IS USED FOR NOW

**TPM**

SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT		OF
NONE	67		97

AUDIO CODEC APPLE P/N 353S1343



4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP

MIC INPUT TO BOTH L&R

**AUDIO: CODEC**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	68 OF 97	
NONE			

8

7

6

5


4

3

2

1


LINE IN PSEUDO-DIFFERENTIAL AMP  
AV= 0.59



AUDIO: LINE INPUT AMP

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	69 OF 97	
NONE			



APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHT 70 OF 97	

DRAWS NO POWER DURING S5  
ONLY ON S5 RAIL TO AID ROUTING

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM  
VOLTAGE=12V

PP12V\_AUD\_SPKRAMP\_PLANE

SPEAKER AMP  
APPLE P/N 353S1156

NET SPACING TYPE=AUDIO  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM  
VOLTAGE=12V

R7170  
0.005  
1 1/4W MF-LF 1206

L7122  
FERR-250-OHM  
SM-1

L7100  
FERR-250-OHM  
SM-1

C7117  
470UF  
20V 25V  
10X10-SM

C7100  
470UF  
20V 25V  
10X10-SM

C7101  
10UF  
10V 25V  
X5R-CERM 1210

C7118  
0.1UF  
20V 10V  
CERM 603

71 GND\_AUDIO\_SPKRAMP\_PLANE

L7105  
1000-OHM-200MA  
0603

C7104  
0.47UF  
10V 16V  
X7R 805

C7115  
100PF  
50V 25V  
CERM 402

L7106  
1000-OHM-200MA  
0603

C7105  
0.47UF  
10V 16V  
X7R 805

C7116  
100PF  
50V 25V  
CERM 402

L7107  
1000-OHM-200MA  
0603

C7106  
0.47UF  
10V 16V  
X7R 805

C7117  
470UF  
20V 25V  
10X10-SM

L7108  
1000-OHM-200MA  
0603

C7107  
0.47UF  
10V 16V  
X7R 805

C7118  
0.1UF  
20V 10V  
CERM 603

R7114  
47K  
1 1/16W MF-LF 402

AUD\_SAMP\_SHDN\_L

R7115  
47K  
1 1/16W MF-LF 402

R7113  
47K  
1 1/16W MF-LF 402

R7112  
4.7K  
1 1/16W MF-LF 402

C7120  
100PF  
50V 25V  
CERM 402

C7121  
100PF  
50V 25V  
CERM 402

C7190  
100PF  
50V 25V  
CERM 402

C7114  
1UF  
10V 16V  
X5R 603

C7109  
0.47UF  
10V 16V  
X7R 805

L7103  
180-OHM-1.5A  
0603-LF

L7104  
180-OHM-1.5A  
0603-LF

C7110  
1000PF  
10V 25V  
X7R 402

C7111  
1000PF  
10V 25V  
X7R 402

C7112  
1000PF  
10V 25V  
X7R 402

C7113  
1000PF  
10V 25V  
X7R 402

XW7102  
SM ORT

XW7101  
SM ORT

GAIN SETTINGS: +16DB  
MODULATION SETTING: LOW EMI  
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

74 73 72 71 68 3 =PP3V3\_S0\_AUDIO

RP7100  
47K  
1 1/16W MF-LF SM-LF

NOSTUFF  
R7118  
0  
5 1/16W MF-LF 402

NOSTUFF  
R7108  
0  
5 1/16W MF-LF 402

71 AUD\_SAMP\_FS2  
71 AUD\_SAMP\_FS1  
71 AUD\_SAMP\_G2  
71 AUD\_SAMP\_G1

71 GND\_AUDIO\_SPKRAMP\_PLANE

AUDIO: SPEAKER AMP\_1

SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT		71 OF 97
NONE			

8 7 6 5 4 3 2 1

DRAWS NO POWER DURING S5  
ONLY ON S5 RAIL TO AID ROUTING

**SPEAKER AMP**  
APPLE P/N 353S1156

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=3.0MM  
MIN\_NECK\_WIDTH=0.2MM  
VOLTAGE=12V

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=3.0MM  
MIN\_NECK\_WIDTH=0.2MM  
VOLTAGE=12V

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=0.6MM  
MIN\_NECK\_WIDTH=0.25MM  
VOLTAGE=12V

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=0.5MM  
MIN\_NECK\_WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=0.5MM  
MIN\_NECK\_WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=0.5MM  
MIN\_NECK\_WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=0.5MM  
MIN\_NECK\_WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=0.5MM  
MIN\_NECK\_WIDTH=0.2MM

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=0.5MM  
MIN\_NECK\_WIDTH=0.2MM

GAIN SETTINGS: +16DB  
MODULATION SETTING: LOW EMI  
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS


**AUDIO: SPEAKER AMP**

SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT		REV.
NONE	72 OF 97		



**AUDIO: CONNECTORS**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	73 OF 97	
NONE			




CODEC OUTPUT SIGNAL PATHS				
FUNCTION	VOLUME	DAC	PIN COMPLEX	MUTE CONTROL
LINE OUT	0X0C	0X02	0X14 (D)	GPIO 1
SPKR AMP	0X0D	0X03	0X18 (B)	GPIO 0
SPKR AMP1	0X0F	0X05	0X1A (C)	GPIO 0
SPDIFOUT		CONVERTER=0X06	PIN=0X1E	
		DETECT DELEGATE PIN 0X16H		

CODEC INPUT SIGNAL PATHS				
FUNCTION	ADC	MIXER	PORT	VREF
MIC INPUT	0X07	0X24	0X19 (F)	80%
LINE INPUT	0X08	0X23	0X15 (A)	50%
SPDIFIN	CONVERTER=0X0A		PIN=0X1F	


### AUDIO GROUND RETURNS




### MICROPHONE IMPEDANCE MATCHING CIRCUIT



### PORT A (LI) PLUG DETECT



### PORT D/G (LO/DIG\_OUT) PLUG DETECT (G TELLS H TO COME ON)



**AUDIO: POWER SUPPLIES**

SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	74 OF 97	
NONE			



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

Note 1: C7532,C7533 = 27.4 Ohm For Validating CPU Only.

\*NEED TO CHANGE R7531 TO NTC ERT-J1VR103J PANASONIC

# IMVP6 CPU VCore Regulator

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6 PHASE1	1.5 MM	0.25 MM
75 IMVP6 BOOT1	0.25 MM	0.25 MM
75 IMVP6 UGATE1	1.5 MM	0.25 MM
75 IMVP6 LGATE1	1.5 MM	0.25 MM
75 IMVP6 ISEN1	0.25 MM	0.25 MM
75 IMVP6 FET RC1	0.25 MM	0.25 MM
75 IMVP6 VSUM R1	0.25 MM	0.25 MM
75 R7504_1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6 PHASE2	0.25 MM	0.25 MM
75 IMVP6 BOOT2	0.25 MM	0.25 MM
75 IMVP6 UGATE2	0.25 MM	0.25 MM
75 IMVP6 LGATE2	0.25 MM	0.25 MM
75 IMVP6 ISEN2	0.25 MM	0.25 MM
75 IMVP6 FET RC2	0.25 MM	0.25 MM
75 IMVP6 VSUM R2	0.60 MM	0.25 MM
75 R7507_1	0.25 MM	0.25 MM


	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6_OCSET	0.25 MM	0.20 MM
75 IMVP6_VSUM	0.25 MM	0.20 MM
75 GND_IMVP6_SGND	0.50 MM	0.20 MM
75 IMVP6_VO	0.25 MM	0.20 MM
75 IMVP6_DROOP	0.25 MM	0.20 MM
75 IMVP6_DFB	0.25 MM	0.20 MM
75 IMVP6_SOFT	0.25 MM	0.20 MM
75 IMVP6_RBIAS	0.25 MM	0.20 MM
75 IMVP6_VDIFF	0.25 MM	0.20 MM
75 IMVP6_FB2	0.25 MM	0.20 MM
75 IMVP6_FB	0.25 MM	0.20 MM
75 IMVP6_COMP	0.25 MM	0.20 MM
75 IMVP6_VW	0.25 MM	0.25 MM
75 IMVP6_RTN	0.25 MM	0.25 MM
75 IMVP6_VSEN	0.25 MM	0.25 MM

**IMVP6 CPU VCore Regulator**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	75 OF 97	
NONE			

PROCESSOR VCORE SENSE




PROCESSOR VCORE CURRENT SENSE  
(MEASURING DC/DC INDUCTOR DCR TO DERIVE CPU CURRENT)




CPU CURRENT SENSE CALIBRATION CIRCUIT


Switches in fixed load on power supplies to calibrate current sense circuits




SYSTEM CURRENT SENSE



SYSTEM VOLTAGE SENSE  
(SCALING 12V INPUT VOLTAGE TO SMC)



SMC PWRGD PULLUP




CPU & SYSTEM SENSE

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	76 OF	97
NONE			




ALL AND GATE INPUTS ARE 7V TOLERANT  
REGARDLESS OF INPUT POWER

two additional caps to increase ripple margin  
put here to stay in sync with M50 on page 82

<b>PWR GOOD</b>	
SYNC_MASTER=M51_PAUL	SYNC_DATE=08/04/2006
<b>NOTICE OF PROPRIETARY PROPERTY</b>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHT 77 OF	97



# 3.3V AND 2.5V S5 REGULATOR



2.5V S5  
POWER BUDGET  
YUKON=0.426A  
TOTAL=0.426A

3.3V S5  
POWER BUDGET  
MISC=1.500A  
SB=0.500A  
AIRPORT=1.000A  
PANEL=1.000A  
TOTAL=4.000A

5% OK ON R7801?  
 $V_{OUT} = V_{REF} * (1 + R2/R1)$   
 $V_{REF} = 0.784V \text{ MIN}$   
 $0.800V \text{ TYP}$   
 $0.816V \text{ MAX}$




**3V DC/DC 2.5V**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	78 OF 97	
NONE			

# 1.8V AND 1.2V S3 REGULATOR

1.2V S3  
POWER BUDGET  
PEAK=0.4A  
AVE=0.3A

1.8V S3  
M51  
POWER BUDGET  
PEAK=14.5A  
TOTAL=6.3A




$$V_{OUT} = V_{REF} * (1 + R2/R1)$$

VREF = 0.784V MIN  
0.800V TYP  
0.816V MAX

**1.8V & 1.2V VREG**  
SYNC\_MASTER=M51 PAUL SYNC\_DATE=08/04/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	79 OF	97
NONE			

# 1.5V S0 AND 1.05V S0 RAILS



## 1.5V\_S0 & 1.05V\_S0 VREG

SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	80 OF	97
NONE			

# 5V S5 AND 5V AUDIO S5 REGULATOR



5V AUDIO S5  
M50 POWER BUDGET  
AUDIO=7A  
TOTAL=7A

5V S5  
M50 POWER BUDGET  
MISC=1.500A  
USB=1.500A  
AUDIO\_ODD=1.000A  
TOTAL=5.000A

$$V_{OUT} = V_{REF} * (1 + R2/R1)$$

VREF = 0.784V MIN  
0.800V TYP  
0.816V MAX

POWER SUPPLY 3.3V/5V MAIN SWITCH

## 5V DC/DC


SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	82 OF	97
NONE			





Split 12V S0 is for better power plane structure  
12VS0 - B WILL CONNECT TO MXM, FANS

**S0 AND S3 FETS**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	83 OF	97
NONE			

# Page Notes

Power aliases required by this page:

- =PP12V\_S0\_MXM
- =PP5V\_S0\_MXM
- =PP1V8\_S0\_MXM

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Note: PCI-E Lanes are reversed to untangle routes  
Need to stuff config strap using BOM option NBCFG\_PEG\_REVERSE  
Polarity is also inverted (Tx+ goes to Rx-) to untangle routes




## MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

M51: FIX ON CARD ALLOWS US TO NOT STUFF MOST OF THE 1.8V DECOUPLING, WITH NO DROOP OR NOISE

PLACE CAPS NEAR NB



**MXM PCI-E & PWR**  
 SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	84 OF 97	
NONE			

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP2V5\_S0\_MXM


Signal aliases required by this page:  
 - =SMB\_GPU\_THRM\_DATA  
 - =SMB\_GPU\_THRM\_CLK

BOM options provided by this page:  
 (NONE)

## MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



**MXM I/O**

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	85 OF	97
NONE			

# Page Notes

Power aliases required by this page:  
 - =PP12V\_LCD  
 - =PP24V\_INVERTER  
 - =PP3V3\_S0\_VIDEO




Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

97 94 3 =PP3V3\_S0\_VIDEO =PP3V3\_DDC\_LCD 94

## LCD (LVDS) INTERFACE

## INVERTER INTERFACE



**Internal Display Conns**

SYNC\_MASTER=M51\_DAVE      SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	H
SCALE	SHT	94 OF	97
NONE			




**DVI INTERFACE**


(55mA requirement per DVI spec)

**D9710**  
SOD-123  
B0530WKF  
VOLTAGE=5V  
MIN\_LINE\_WIDTH=0.38mm  
MIN\_NECK\_WIDTH=0.25mm


**MINI-DVI-M51**  
F-ST-SM




**ANALOG FILTERING**  
PLACE CLOSE TO CONNECTOR



**PLACE CLOSE TO MINI-DVI CONNECTOR**  
**3V LEVEL SHIFTERS**



PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR



**External Display Conns**  
 SYNC\_MASTER=M51\_DAVE      SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7039</b>	REV. <b>H</b>
	SCALE NONE	SHEET 97 OF 97	