

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SANTANA - M51 MLB

EVT -- 05/19/06


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
17		440406	ENGINEERING RELEASED	05/19/06	06/22/04


PDF	CSA	CONTENTS	MASTER	DATE
2	2	System Block Diagram	M51_PAUL	05/19/2006
3	3	Power Block Diagram	M51_PAUL	05/19/2006
4	4	BOM Config	M51_DAVE (MASTER)	
5	5	FUNC TEST 1 OF 2	M51_HENRY	05/19/2006
6	6	POWER CONN / MISC	M51_PAUL	05/19/2006
7	7	CPU 1 OF 2-FSB	M50_HENRY	05/19/2006
8	8	CPU 2 OF 2-PWR/GND	M50_HENRY	05/19/2006
9	9	CPU DECAPS & VID<>	M51_HENRY	05/19/2006
10	10	ASIC TEMP SENSORS	M51_DAVE (MASTER)	
11	11	CPU ITP700FLEX DEBUG	M50_HENRY	05/19/2006
12	12	NB CPU Interface	M50_HENRY	05/19/2006
13	13	NB PEG / Video Interfaces	M50_HENRY	05/19/2006
14	14	NB Misc Interfaces	M50_HENRY	05/19/2006
15	15	NB DDR2 Interfaces	M50_HENRY	05/19/2006
16	16	NB Power 1	M51_HENRY	05/19/2006
17	17	NB Power 2	M51_HENRY	05/19/2006
18	18	NB Grounds	M50_HENRY	05/19/2006
19	19	NB (GM) Decoupling	M51_DAVE (MASTER)	
20	20	NB Config Straps	M50_HENRY	05/19/2006
21	21	SB: 1 OF 4	M50_DOUG	05/19/2006
22	22	SB: 2 OF 4	M50_DOUG	05/19/2006
23	23	SB: 3 OF 4	M51_DOUG	05/19/2006
24	24	SB: 4 OF 4	M50_DOUG	05/19/2006
25	25	SB:DECOUPLING	M51_DOUG	05/19/2006
26	26	SB: MISC	M50_DOUG	05/19/2006
27	27	M51 SMBus Connections	M51_DAVE (MASTER)	
28	28	DDR2 SO-DIMM Connector A	M50_HENRY	05/19/2006
29	29	DDR2 SO-DIMM Connector B	M50_HENRY	05/19/2006
30	30	Memory Active Termination	M50_HENRY	05/19/2006
31	31	Memory Vtt Supply	M50_HENRY	05/19/2006
32	33	CLOCKS	M50_HENRY	05/19/2006
33	34	CLOCKS: TERMINATIONS	M51_HENRY	05/19/2006
34	38	Disk Connectors	M51_DOUG	05/19/2006
35	41	ETHERNET CONTROLLER	M50_DOUG	05/19/2006
36	42	ETHERNET MISC	M51_DOUG	05/19/2006
37	43	ETHERNET CONNECTOR	M51_DOUG	05/19/2006

PDF	CSA	CONTENTS	MASTER	DATE
38	44	FW: 1394B-LINK/PHY	M51_DOUG	05/19/2006
39	45	FW: 1394B MISC	M51_DOUG	05/19/2006
40	46	FIREWIRE CONNECTORS	M51_DOUG	05/19/2006
41	47	USB Device Interfaces	M51_DOUG	05/19/2006
42	53	AIRPORT CONN	M51_DOUG	05/19/2006
43	54	PCI-E CONNECTIONS	M51_DOUG	05/19/2006
44	58	SMC	M50_HENRY	05/19/2006
45	59	SMC & TPM SUPPORT	M51_HENRY	05/19/2006
46	60	LPC+ CONN	M51_HENRY	05/19/2006
47	63	SPI BOOTROM	M50_DOUG	05/19/2006
48	65	HD AND OD FAN	M51_HENRY	05/19/2006
49	66	CPU FAN, HD & OD TEMP	M51_HENRY	05/19/2006
50	67	TPM	M50_HENRY	05/19/2006
51	68	AUDIO: CODEC	AUDIO	05/19/2006
52	69	AUDIO: LINE INPUT AMP	AUDIO	05/19/2006
53	70	AUDIO: COMBO OUT AMP	AUDIO	05/19/2006
54	71	AUDIO: SPEAKER AMP_1	AUDIO	05/19/2006
55	72	AUDIO: SPEAKER AMP	AUDIO	05/19/2006
56	73	AUDIO: CONNECTORS	AUDIO	05/19/2006
57	74	AUDIO: POWER SUPPLIES	AUDIO	05/19/2006
58	75	IMVP6 CPU VCore Regulator	M50_PAUL	05/19/2006
59	76	CPU & SYSTEM SENSE	M51_DAVE (MASTER)	
60	77	PWR GOOD	M51_PAUL	05/19/2006
61	78	3V DC/DC 2.5V	M51_PAUL	05/19/2006
62	79	1.8V & 1.2V VREG	M51_PAUL	05/19/2006
63	80	1.5V_S0 & 1.05V_S0 VREG	M51_PAUL	05/19/2006
64	82	5V DC/DC	M50_PAUL	05/19/2006
65	83	S0 AND S3 FETS	M51_PAUL	05/19/2006
66	84	MXM PCI-E & PWR	M51_DAVE (MASTER)	
67	85	MXM I/O	M51_DAVE (MASTER)	
68	94	Internal Display Conns	M51_DAVE (MASTER)	
69	97	External Display Conns	M51_DAVE (MASTER)	

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7039	1	PCB, SCHEM, MLB, M51	SCH1		
820-1984	1	PCB, FAB, MLB, M51	MLB1		

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx : _____		DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____		ENG APPD	MFG APPD		
x.xxx : _____		QA APPD	DESIGNER		
ANGLES : _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		SCALE NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7039
				REV. 17	SHT 1 OF 97




System Block Diagram

SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 2	OF 97



"S0" RAILS
ONLY ON IN RUN

"S3" RAILS
ON IN RUN AND SLEEP

"S5" RAILS
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

Power Block Diagram
 SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	OF	
NONE	3	97	

Production BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7512	PCBA,MLB,2.33GHz,M51	M51_COMMON,M51_BEST,EEE_V4K
630-7595	PCBA,MLB,2.16GHz,M51	M51_COMMON,M51_BETTER,EEE_VMD

Development BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
603-8960	PCBA,DEVBOM,M51	M51_DEVELOPMENT

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M51_COMMON	COMMON,M51_COMMON1,M51_COMMON2,ALTERNATE
M51_COMMON1	NB_TSENS_EXT,CPU_TSENS_EXT,GPU_TSENS_INT,GPU_TSENS_EXT,MXM_ROM,NBCFG_PEG_REVERSE
M51_COMMON2	SB_SYSRST_4_PVT,ITP,MEROM
M51_DEVELOPMENT	DEVELOPMENT,M51_DEV1
M51_DEV1	CPU_PWR_SENSE,CPU_TSENS_INT,MXM_PWR_SENSE,SYS_PWR_SENSE,AMB_TSENS

MEROM BOM OPTION DUE TO PAGE 76 SHARING W/ M50

BarCode Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:VMD]	CRITICAL	EEE_VMD
825-6447	1	BAR CODE LABEL, MLB, M51	[EEE:V4K]	CRITICAL	EEE_V4K

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
511S0025	1	IC,CPU-SKT,479BGA	J0700	CRITICAL	
338S0328	1	IC,945PM,NORTHBRIDGE	U1200	CRITICAL	
343S0385	1	IC,SB,652BGA	U2100	CRITICAL	
359S0101	1	IC,CY28445-5,CLK GEN,68PIN QFN	U3301	CRITICAL	
338S0270	1	IC,88E8053,GIGABIT ENET XCVR,64P QFN,NO	U4101	CRITICAL	
341S1797	1	IC,ENET LAN ROM	U4102	CRITICAL	
341S1789	1	IC,TPM,TSSOP,28P	U6700	CRITICAL	
353S1465	1	IC,CPU VREG,IMVP,TWO PHASE,SCREENED	U7500	CRITICAL	
341S1892	1	IC,2K I2C EEPROM,MXM,M51	U8570	CRITICAL	MXM_ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341T0019	1	IC,EFI BOOT ROM,M51	U6301	CRITICAL	
341T0020	1	IC,SMC,M51	U5800	CRITICAL	
337S3292	1	MEROM 2.3GHZ, M51	CPU	CRITICAL	M51_BEST
337S3293	1	MEROM 2.16GHZ, M51	CPU	CRITICAL	M51_BETTER

Misc. Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
742-0048	1	BAT,COIN,3V,220MAH,CR2032	BT2600	CRITICAL	NOSTUFF
820-2038	1	IO ALIGNMENT BOARD, M51	PCB2	CRITICAL	
946-0743	1	IO ALIGNMENT BOARD ADHESIVE	ADH1	CRITICAL	

BATTERY IS INSTALLED AT FATP

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0086	126S0078		ALL	Sanyo alt for Nich.
126S0099	126S0073		ALL	Sanyo alt for Nich.
126S0068	126S0088		ALL	Sanyo alt for Nich.

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0141	378S0140		ALL	GREEN LED ALT.
359S0117	359S0101		U3301	SILEGO CK410 CLOCK
353S1461	353S1465		U7500	CPU VREG_NEW REV

BOM Config

SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	4	97	17

LAYOUT: PLACE CLOSE TO DESTINATION
* OPPOSITE END FROM CLOCK BUFFER

FSB SIGNALS

34 21 SB_CLK100M_SATA_P PP6C4 OMIT P4MM
34 21 SB_CLK100M_SATA_N PP6C5 OMIT P4MM

12 11 7 FSB_CPURST_L PP621 OMIT P4MM

1473 NC_NB_CFG<17> MAKE_BASE=TRUE
1474 NC_NB_CFG<15> MAKE_BASE=TRUE
1475 NC_NB_CFG<14> MAKE_BASE=TRUE
1476 NC_NB_CFG<13> MAKE_BASE=TRUE
1477 NC_NB_CFG<12> MAKE_BASE=TRUE
1478 NC_NB_CFG<11> MAKE_BASE=TRUE
1479 NC_NB_CFG<10> MAKE_BASE=TRUE
1480 NC_NB_CFG<8> MAKE_BASE=TRUE
1481 NC_NB_CFG<6> MAKE_BASE=TRUE
1482 NC_NB_CFG<4> MAKE_BASE=TRUE
1483 NC_NB_CFG<3> MAKE_BASE=TRUE

PPVCORE_CPU FUNC_TEST=TRUE
PP3V3_S5 FUNC_TEST=TRUE
PP2V5_S5 FUNC_TEST=TRUE
PP1V8_S3 FUNC_TEST=TRUE
PP1V2_S3 FUNC_TEST=TRUE
PP1V5_S0 FUNC_TEST=TRUE
PP1V05_S0 FUNC_TEST=TRUE
PP5V_S5 FUNC_TEST=TRUE
PP5V_S0 FUNC_TEST=TRUE
PP5V_S5 FUNC_TEST=TRUE
PP3V3_S5 FUNC_TEST=TRUE
PP3V3_S0 FUNC_TEST=TRUE
PP24V_S0 FUNC_TEST=TRUE

XDP_BPM_L<3> FUNC_TEST=TRUE
XDP_BPM_L<2> FUNC_TEST=TRUE
XDP_BPM_L<1> FUNC_TEST=TRUE
XDP_BPM_L<0> FUNC_TEST=TRUE
XDP_DBRESET_L FUNC_TEST=TRUE
SW_RST_BTN_L FUNC_TEST=TRUE
POWER_BUTTON_L FUNC_TEST=TRUE
LPC_AD<0> FUNC_TEST=TRUE
LPC_AD<1> FUNC_TEST=TRUE
LPC_AD<2> FUNC_TEST=TRUE
LPC_AD<3> FUNC_TEST=TRUE
LPC_FRAME_L FUNC_TEST=TRUE
PM_CLKRUN_L FUNC_TEST=TRUE
BOOT_LPC_SPI_L FUNC_TEST=TRUE
DEBUG_RST_L FUNC_TEST=TRUE
FWH_INIT_L FUNC_TEST=TRUE
PCI_CLK_PORT80 FUNC_TEST=TRUE
INT_SERIRQ FUNC_TEST=TRUE
PM_SUS_STAT_L FUNC_TEST=TRUE
SMC_MD1 FUNC_TEST=TRUE
SMC_RST_L FUNC_TEST=TRUE
SMC_NMI FUNC_TEST=TRUE
SV_SET_UP FUNC_TEST=TRUE
ISENSF_CAL_EN FUNC_TEST=TRUE
INV_ENABLE_BL FUNC_TEST=TRUE
LCD_PWM FUNC_TEST=TRUE
CPU_VID<0> FUNC_TEST=TRUE
CPU_VID<1> FUNC_TEST=TRUE
CPU_VID<2> FUNC_TEST=TRUE
CPU_VID<3> FUNC_TEST=TRUE
CPU_VID<4> FUNC_TEST=TRUE
CPU_VID<5> FUNC_TEST=TRUE
CPU_VID<6> FUNC_TEST=TRUE
PM_DPRSL_PVR FUNC_TEST=TRUE
CPU_DPRST_L FUNC_TEST=TRUE
VR_PWRGOOD_DELAY FUNC_TEST=TRUE
VR_PWRGD_CK410 FUNC_TEST=TRUE
ALL_SYS_PWRGD FUNC_TEST=TRUE
PM_SLP_S4_L FUNC_TEST=TRUE
PM_SLP_S3_L FUNC_TEST=TRUE

SMC_TCK FUNC_TEST=TRUE
SMC_TDI FUNC_TEST=TRUE
SMC_TDO FUNC_TEST=TRUE
SMC_TMS FUNC_TEST=TRUE
SMC_TRST_L FUNC_TEST=TRUE
SMC_TX_L FUNC_TEST=TRUE
SMC_RX_L FUNC_TEST=TRUE
SMC_MANUAL_RST_L FUNC_TEST=TRUE

XDP_TCK FUNC_TEST=TRUE
XDP_TDI FUNC_TEST=TRUE
XDP_TDO FUNC_TEST=TRUE
XDP_TMS FUNC_TEST=TRUE
XDP_TRST_L FUNC_TEST=TRUE
POWER_BUTTON_L FUNC_TEST=TRUE
SW_RST_BTN_L FUNC_TEST=TRUE
NB_TSENS_HS_DXP FUNC_TEST=TRUE
NB_TSENS_HS_DYN FUNC_TEST=TRUE
CPU_XDP_CLK_N FUNC_TEST=TRUE
CPU_XDP_CLK_P FUNC_TEST=TRUE
ITPRESET_L FUNC_TEST=TRUE
XDP_BPM_L<5> FUNC_TEST=TRUE
XDP_BPM_L<4> FUNC_TEST=TRUE

D

D

34 23 SB_CLK14P3M_TIMER PP6D9 OMIT P4MM
34 23 SB_CLK48M_USBC1LR PP6E0 OMIT P4MM

LAYOUT NOTE: PLACE NEAR NORTHBRIDGE

I513 TP_PCI_GNT3_L MAKE_BASE=TRUE

SPARE USB PORT

USB_F_N TP_USB_F_N MAKE_BASE=TRUE
USB_F_P TP_USB_F_P MAKE_BASE=TRUE

INVERTER DOES NOT USE THIS SIGNAL
LVDS_BKLTEN TP_LVDS_BKLTEN MAKE_BASE=TRUE

PCI_CLK_SB PP6D0 OMIT P4MM
PCI_CLK_FW PP626 OMIT P4MM
PCI_CLK_SMC PP627 OMIT P4MM

LAYOUT NOTE: PLACE NEAR SOUTHBRIDGE

VR_PWRGOOD_DELAY PP665 OMIT P4MM
NB_RST_IN_L PP666 OMIT P4MM

DMI_S2N_N<0> PP673 OMIT P4MM
DMI_S2N_P<0> PP674 OMIT P4MM
MEM_VREF_NB_0 PP6E1 OMIT P4MM
MEM_VREF_NB_1 PP675 OMIT P4MM

NC_AUD_BI_PORT_G_L NO_TEST=TRUE
NC_ALS_GAIN NO_TEST=TRUE
NC_AUD_VREF_PORT_C NO_TEST=TRUE
NC_AUD_VREF_PORT_D NO_TEST=TRUE
NC_SMC_BATT_CHG_EN NO_TEST=TRUE
NC_SMC_BATT_ISET NO_TEST=TRUE
NC_SMC_BATT_TRICKLE_PU_L NO_TEST=TRUE
NC_SMC_BATT_VSET NO_TEST=TRUE
NC_SMC_P20 NO_TEST=TRUE
NC_SMC_P21 NO_TEST=TRUE
NC_SMC_P22 NO_TEST=TRUE
NC_SMC_P23 NO_TEST=TRUE
NC_SMC_P26 NO_TEST=TRUE
NC_SMC_P27 NO_TEST=TRUE
NC_SMC_SYS_ISET NO_TEST=TRUE
NC_SMC_SYS_VSET NO_TEST=TRUE
NC_SMS_X_AXIS NO_TEST=TRUE
NC_SMS_Y_AXIS NO_TEST=TRUE
NC_SMS_Z_AXIS NO_TEST=TRUE

NC_J7302_3 NO_TEST=TRUE
NC_J7302_6 NO_TEST=TRUE
NC_AUD_BI_PORT_E_L NO_TEST=TRUE
NC_AUD_BI_PORT_E_R NO_TEST=TRUE
NC_SMC_MEM_ISENSE NO_TEST=TRUE
NC_AUD_BI_PORT_H_L NO_TEST=TRUE
NC_AUD_BI_PORT_H_R NO_TEST=TRUE
NC_AUD_VREF_PORT_B NO_TEST=TRUE

TP_MEM_B_A<15> NO_TEST=TRUE
TP_MEM_B_A<14> NO_TEST=TRUE

IDE_PDIO_L PP6C6 OMIT P4MM
IDE_PDIO_R PP6C7 OMIT P4MM
IDE_PDD<9> PP6C8 OMIT P4MM

PCIE_B_D2R_P PP600 OMIT P4MM
PCIE_B_D2R_N PP601 OMIT P4MM
DMI_N2S_P<0> PP6D3 OMIT P4MM
DMI_N2S_N<0> PP6D4 OMIT P4MM

LPC_FRAME_L PP6D8 OMIT P4MM
SPI_SO PP612 OMIT P4MM
SPI_SI PP613 OMIT P4MM

B

B

ALL I2C BUSES (PLACE IN ACCESSIBLE LOCATION TOP SIDE)

SMBUS_SB_SCL PP604 OMIT P4MM
SMBUS_SB_SDA PP605 OMIT P4MM


SMBUS_SMC_A_S3_SCL PP610 OMIT P4MM
SMBUS_SMC_A_S3_SDA PP611 OMIT P4MM

PEG_R2D_C_N<0> NO_TEST=TRUE
PEG_R2D_C_P<0> NO_TEST=TRUE
PEG_R2D_C_N<1> NO_TEST=TRUE
PEG_R2D_C_P<1> NO_TEST=TRUE
PEG_R2D_C_N<2> NO_TEST=TRUE
PEG_R2D_C_P<2> NO_TEST=TRUE
PEG_R2D_C_N<3> NO_TEST=TRUE
PEG_R2D_C_P<3> NO_TEST=TRUE
PEG_R2D_C_N<4> NO_TEST=TRUE
PEG_R2D_C_P<4> NO_TEST=TRUE
PEG_R2D_C_N<5> NO_TEST=TRUE
PEG_R2D_C_P<5> NO_TEST=TRUE
PEG_R2D_C_N<6> NO_TEST=TRUE
PEG_R2D_C_P<6> NO_TEST=TRUE
PEG_R2D_C_N<7> NO_TEST=TRUE
PEG_R2D_C_P<7> NO_TEST=TRUE
PEG_R2D_C_N<8> NO_TEST=TRUE
PEG_R2D_C_P<8> NO_TEST=TRUE
PEG_R2D_C_N<9> NO_TEST=TRUE
PEG_R2D_C_P<9> NO_TEST=TRUE
PEG_R2D_C_N<10> NO_TEST=TRUE
PEG_R2D_C_P<10> NO_TEST=TRUE
PEG_R2D_C_N<11> NO_TEST=TRUE
PEG_R2D_C_P<11> NO_TEST=TRUE
PEG_R2D_C_N<12> NO_TEST=TRUE
PEG_R2D_C_P<12> NO_TEST=TRUE
PEG_R2D_C_N<13> NO_TEST=TRUE
PEG_R2D_C_P<13> NO_TEST=TRUE
PEG_R2D_C_N<14> NO_TEST=TRUE
PEG_R2D_C_P<14> NO_TEST=TRUE
PEG_R2D_C_N<15> NO_TEST=TRUE
PEG_R2D_C_P<15> NO_TEST=TRUE

PEG_R2D_N<0> NO_TEST=TRUE
PEG_R2D_P<0> NO_TEST=TRUE
PEG_R2D_N<1> NO_TEST=TRUE
PEG_R2D_P<1> NO_TEST=TRUE
PEG_R2D_N<2> NO_TEST=TRUE
PEG_R2D_P<2> NO_TEST=TRUE
PEG_R2D_N<3> NO_TEST=TRUE
PEG_R2D_P<3> NO_TEST=TRUE
PEG_R2D_N<4> NO_TEST=TRUE
PEG_R2D_P<4> NO_TEST=TRUE
PEG_R2D_N<5> NO_TEST=TRUE
PEG_R2D_P<5> NO_TEST=TRUE
PEG_R2D_N<6> NO_TEST=TRUE
PEG_R2D_P<6> NO_TEST=TRUE
PEG_R2D_N<7> NO_TEST=TRUE
PEG_R2D_P<7> NO_TEST=TRUE
PEG_R2D_N<8> NO_TEST=TRUE
PEG_R2D_P<8> NO_TEST=TRUE
PEG_R2D_N<9> NO_TEST=TRUE
PEG_R2D_P<9> NO_TEST=TRUE
PEG_R2D_N<10> NO_TEST=TRUE
PEG_R2D_P<10> NO_TEST=TRUE
PEG_R2D_N<11> NO_TEST=TRUE
PEG_R2D_P<11> NO_TEST=TRUE
PEG_R2D_N<12> NO_TEST=TRUE
PEG_R2D_P<12> NO_TEST=TRUE
PEG_R2D_N<13> NO_TEST=TRUE
PEG_R2D_P<13> NO_TEST=TRUE
PEG_R2D_N<14> NO_TEST=TRUE
PEG_R2D_P<14> NO_TEST=TRUE
PEG_R2D_N<15> NO_TEST=TRUE
PEG_R2D_P<15> NO_TEST=TRUE

PEG_D2R_N<0> NO_TEST=TRUE
PEG_D2R_P<0> NO_TEST=TRUE
PEG_D2R_N<1> NO_TEST=TRUE
PEG_D2R_P<1> NO_TEST=TRUE
PEG_D2R_N<2> NO_TEST=TRUE
PEG_D2R_P<2> NO_TEST=TRUE
PEG_D2R_N<3> NO_TEST=TRUE
PEG_D2R_P<3> NO_TEST=TRUE
PEG_D2R_N<4> NO_TEST=TRUE
PEG_D2R_P<4> NO_TEST=TRUE
PEG_D2R_N<5> NO_TEST=TRUE
PEG_D2R_P<5> NO_TEST=TRUE
PEG_D2R_N<6> NO_TEST=TRUE
PEG_D2R_P<6> NO_TEST=TRUE
PEG_D2R_N<7> NO_TEST=TRUE
PEG_D2R_P<7> NO_TEST=TRUE
PEG_D2R_N<8> NO_TEST=TRUE
PEG_D2R_P<8> NO_TEST=TRUE
PEG_D2R_N<9> NO_TEST=TRUE
PEG_D2R_P<9> NO_TEST=TRUE
PEG_D2R_N<10> NO_TEST=TRUE
PEG_D2R_P<10> NO_TEST=TRUE
PEG_D2R_N<11> NO_TEST=TRUE
PEG_D2R_P<11> NO_TEST=TRUE
PEG_D2R_N<12> NO_TEST=TRUE
PEG_D2R_P<12> NO_TEST=TRUE
PEG_D2R_N<13> NO_TEST=TRUE
PEG_D2R_P<13> NO_TEST=TRUE
PEG_D2R_N<14> NO_TEST=TRUE
PEG_D2R_P<14> NO_TEST=TRUE
PEG_D2R_N<15> NO_TEST=TRUE
PEG_D2R_P<15> NO_TEST=TRUE

MISC GROUND VIAS



FUNC TEST 1 OF 2

SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY




THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	OF	
NONE	5	97	



A

A

SYSTEM STATUS




C



HEATSINK BACKER PLATE STANDOFFS

LOCATED NORTH OF CPU




POWER CONN / MISC

SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	OF	REV.
NONE	6	97	



CPU 1 OF 2-FSB

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 7 OF 97	



CPU 2 OF 2-PWR/GND

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT 8 OF 97		
NONE			

8

7

6

5


4

3

2


1

CPU HEATSINK MOUNTING HOLES




WE HAD A 330UF ELEC CAP HERE FOR 1.05V RAIL - CHECK WE CAN REMOVE

VCCP CORE DECOUPLING



VCC CORE DECOUPLING

DESIGN FOR 44 CERAMIC AND 3 ELECT BULK 1800UF



CPU DECAPS & VID<>
 SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT 9 OF 97		
NONE			

D


C

B

A

CPU INTERNAL DIODE THERMAL SENSOR


NOTE:
IF CPU T DIODE TO BE READ IN OFF STATE,
THEN THIS SHOULD BE S5



LAYOUT NOTE:
ADD GND GUARD TRACES FOR CPU_THERMD_P/N
ROUTE ON SAME LAYER WITH 0.254MM TRACE WIDTH & SPACING.


NOTE: SYMBOL SHOULD BE SHOWN ADT7461A

NB HEATSINK TEMPERATURE SENSE



I2C ADDRESS: 90 (1001 000)

CPU AND GPU REMOTE HEATSINK THERMAL SENSORS




I2C ADDR:0x94

I2C ADDR:0x94


I2C ADDR:0x96

MXM CARD TEMPERATURE SENSOR
(GPU INTERNAL DIODE)



NOTE: I2C ADDR:98(1001 100) ON NVIDIA CARD
MAY NOT BE CONSISTENT WITH OTHER CARDS

AMBIENT TEMPERATURE (CPU FAN INTAKE) SENSOR



ASIC TEMP SENSORS	
SYNC_MASTER=M51_DAVE	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	10 OF	97
NONE			


D

C

B

A


CPU ITP700FLEX DEBUG SUPPORT



CPU ITP700FLEX DEBUG
 SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	11 OF	97
NONE			



NB CPU Interface

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 12 OF 97	

LVDS Disable
 Can leave all signals NC if LVDS is not implemented
 Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
 VCCD_LVDS must remain powered with proper decoupling.
 Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC
 Unused DAC outputs must remain powered, but can omit
 filtering components. Unused DAC outputs should
 connect to GND through 75-ohm resistors.


TV-Out Disable
 Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
 Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
 VCCA_TVVBG to 1.5V power rail. Tie VSSA_TVVBG to GND.

CRT Disable
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
 HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
 rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



NB PEG / Video Interfaces
 SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	13 OF 97	
NONE			



NB Misc Interfaces

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	14 OF 97	
NONE			



NB DDR2 Interfaces

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	15 OF 97	
NONE			

NCTF balls are Not Critical To Function
These connections can break without impacting part performance.
OMIT



NB Power 1


SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	16 OF	97
NONE			



NB Power 2


SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 17 OF 97	



NB Grounds

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	18 OF 97	
NONE			

D

D

C

C


B

B


A

A


TVOUT DISABLE











LVDS DISABLE



DISPLAY DISABLE




TVOUT DISABLE



NB (GM) Decoupling
 SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	19 OF	97
NONE			



NB Config Straps

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 20 OF 97	



NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS AS NC

NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4


SYNC_MASTER=M50_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	21 OF 97	
NONE			



SB BOOT BIOS SELECT

	STRAP	GNT5# R2211	GNT4# R2210
LPC (DEFAULT)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF

NOTE: GNT4# HAS INT PU; ENABLED ONLY WHEN PCIRST#0 AND PWROK-H
GNT5# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)
NOTE: R2210 WAS PD ON PIN A14 = FWH_TBL_L

SB: 2 OF 4


SYNC_MASTER=M50_D0UG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	22 OF 97	
NONE			



NOTE FOR R2323 (DEF=NOSTUFF) | STRAPPING & PWROK RISING: | SB WILL DISABLE TOO TIMER | SYSTEM REBOOT FEATURE

RESERVED FOR MOBILE | ABLATA DOCKING INT'F


NOTE FOR GPIO25:
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
- CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)

NOTE:
SV_SET_UP IS LINDACARD DETECT
HI = PRESENT
LO = NOT PRESENT

LAYOUT NOTE:
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4
SYNC_MASTER=M51_DUG SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	23 OF	97
NONE			



SB: 4 OF 4

SYNC_MASTER=M50_D0UG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	24 OF 97	
NONE			



SB: DECOUPLING

SYNC_MASTER=M51 DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	25 OF	97
NONE			




SB: MISC
 SYNC_MASTER=M50_DOUG SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	26 OF	97
NONE			


ICH7-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections



Unused SMC "Battery A/B" SMBus



SMC "B" SMBus Connections



M51 SMBus Connections

SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT		OF
NONE	27		97

Page Notes

- Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page: (NONE)


DDR2 Vref

One 0.1uF per connector



DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	28 OF	97
NONE			


Page Notes

Power aliases required by this page:
- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_MEM_SCL
- =I2C_MEM_SDA

BOM options provided by this page:
(NONE)



NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.





DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B			
SYNC_MASTER=M50_HENRY		SYNC_DATE=05/19/2006	
NOTICE OF PROPRIETARY PROPERTY			
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small>			
<small>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</small>			
<small>II NOT TO REPRODUCE OR COPY IT</small>			
<small>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</small>			
SCALE: NONE	SHT: 29 OF 97	REV. 17	DRAWING NUMBER: 051-7039
D	APPLE COMPUTER INC.		



One cap for each side of every RPAK, one cap for every two discrete resistors
BOMOPTION shown at the top of each group applies to every part below it



Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHT 30 OF 97	


Page Notes

Power aliases required by this page:
 - =PP5V_S0_MEMVTT
 - =PP1V8_S0_MEMVTT
 - =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

DDR2 Vtt Regulator



Memory Vtt Supply

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	31 OF 97	
NONE			



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

- (FROM ICH7 GPIO18 STPPCI*)
- (FROM ICH7 GPIO20 STPCPU*)
- (CPU HOST 133/167MHZ)
- (GMCH HOST 133/167MHZ)
- (ITP HOST 133/167MHZ)
- (GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
- (GPU PCI-E 100 MHZ)
- NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?
- (ICH7M DMI 100 MHZ)
- (FOR PCI-E CARD)
- (ICH SATA 100 MHZ)
- (FROM ICH7 GPIO35) (SIGNAL NAME WILL BE CHANGED POST PROTO TO REMOVE 100M FROM SIGNAL NAME)
- (GMCH G_CLKIN 100 MHZ)
- (FROM GMCH CLK_REQ*)
- (WIRELESS PCI-E 100 MHZ)
- (NOT USED)
- (GIGA LAN PCI-E 100 MHZ)
- (GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
- (FROM CPU VCORE PWR GOOD)
- (ICH7M USB 48MHZ)
- (ICH7M,SIO,LPC REF. 14.318MHZ)

FCTSEL1	FCTSELO	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M_NON_SPREAD	27M_SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM

CLOCKS

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	33 OF 97	
NONE			

D

D

C

C

B








B

A

A

FSB FREQUENCY SELECT:

	STUFF	NO STUFF
CPU DRIVEN	R3454 R3455 R3461	R3452 R3453 R3463
533MHZ (133MHZ CPU CLK)	R3459 R3460 R3461	R3454 R3455 R3463
667MHZ (166MHZ CPU CLK)	R3452 R3453 R3461	R3459 R3460 R3463




CLOCKS: TERMINATIONS


SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	34 OF 97	
NONE			




SATA CONNECTOR



PATA (ODD) CONNECTOR



SATA PORT 0 IS NOT USED



Disk Connectors

SYNC_MASTER=M51 DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	38 OF 97	
NONE			




ETHERNET CONTROLLER

SYNC_MASTER=M50_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 41 OF 97	



ETHERNET MISC

SYNC_MASTER=M51_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	42 OF 97	
NONE			



ETHERNET CONNECTOR


SYNC_MASTER=M51_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	43 OF 97	
NONE			



FW: 1394B-LINK/PHY


SYNC_MASTER=M51 DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	44 OF	97
NONE			

1394 PHY DATA/STROBE AND POWER CLASS OPTIONS




1394 PHY 1.95V REGULATOR




1394 PHY CRYSTAL OSCILLATOR

FIXME!!! CHARACTERIZE TO SEE IF THIS BRINGS US CLOSE ENOUGH TO 1.8V - 4.7 CHOSEN FOR BOM CONSOLIDATION




- FW LINK D0 MAKE_BASE=TRUE == FW_PHY_D0
 - FW LINK D1 MAKE_BASE=TRUE == FW_PHY_D1
 - FW LINK D2 MAKE_BASE=TRUE == FW_PHY_D2
 - FW LINK D3 MAKE_BASE=TRUE == FW_PHY_D3
 - FW LINK D4 MAKE_BASE=TRUE == FW_PHY_D4
 - FW LINK D5 MAKE_BASE=TRUE == FW_PHY_D5
 - FW LINK D6 MAKE_BASE=TRUE == FW_PHY_D6
 - FW LINK D7 MAKE_BASE=TRUE == FW_PHY_D7
 - FW LINK CTL0 MAKE_BASE=TRUE == FW_PHY_CTL0
 - FW LINK CTL1 MAKE_BASE=TRUE == FW_PHY_CTL1
 - FW LINK LCLK MAKE_BASE=TRUE == FW_PHY_LCLK
 - FW LINK LPS MAKE_BASE=TRUE == FW_PHY_LPS
 - FW LINK LREQ MAKE_BASE=TRUE == FW_PHY_LREQ
 - FW LINK PCLK MAKE_BASE=TRUE == FW_PHY_PCLK
 - FW LINK LINKON R4520 1K == FW_PHY_LINKON
 - FW LINK PINT MAKE_BASE=TRUE == FW_PHY_PINT
- NOTE: 1K IS PER TI SPEC TO BALANCE OUT THE 470 PULLUP ON DS2
- NORMALLY TERMINATIONS WOULD GO HERE...
- SIMULATIONS SHOW THAT THERMINATIONS WERE NOT NEEDED FOR M51
- CONSTRAIN NETS TO 200-250PS IF NO TERM-Rs...

LINK DECOUPLING




NOTE: PLACE 1 CAP CLOSE TO EACH POWER PIN ON U4400

PHY DECOUPLING



NOTE: PLACE 1 CAP CLOSE TO EACH POWER PIN ON U4450

1394 LINK POWER ON RESET AND PCI RESET



FW: 1394B MISC

SYNC_MASTER=M51 DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	45 OF	97
NONE			





FIREWIRE CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	46 OF	97
NONE			

External USB Ports




LAYOUT NOTE:
PLACE C4743, C4797 & L4740
NEAR J4760 PIN 8 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.
PLACE C4742 CLOSED TO J4760.



IR RECEIVER & ALS



CAMERA & MIC




BLUETOOTH



USB Device Interfaces

SYNC_MASTER=M51 DOUG SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	47 OF	97
NONE			



LAYOUT NOTE:
 PLACE R5302-03 SUCH THAT STUB LENGTH IS
 MINIMIZED IF THE RESISTORS ARE NOT STUFFED

SB HAS INTERNAL 15K PULL-DOWNS
 USB_B_N 22
 USB_B_P 22

PROTECTED BY APPLE

CRITICAL
SDF5300
 STDOFF-5.60D1.63H-1.35-TH

CRITICAL
SDF5301
 STDOFF-5.60D1.63H-1.35-TH

AIRPORT CONN

SYNC_MASTER=M51_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	53 OF 97	
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

PCI-E X1 PORT "A" = ETHERNET (YUKON)

22 PCIE_A_R2D_C_N == PCIE_ENET_R2D_C_N 41
MAKE_BASE=TRUE

22 PCIE_A_R2D_C_P == PCIE_ENET_R2D_C_P 41
MAKE_BASE=TRUE

22 PCIE_A_D2R_N == PCIE_ENET_D2R_N 41
MAKE_BASE=TRUE

22 PCIE_A_D2R_P == PCIE_ENET_D2R_P 41
MAKE_BASE=TRUE

PCI-E X1 PORT "B" = MINI CARD (AIRPORT)

22 PCIE_B_R2D_C_N == PCIE_AIRPORT_R2D_C_N 53
MAKE_BASE=TRUE

22 PCIE_B_R2D_C_P == PCIE_AIRPORT_R2D_C_P 53
MAKE_BASE=TRUE

22 PCIE_B_D2R_N == PCIE_AIRPORT_D2R_N 53
MAKE_BASE=TRUE

22 PCIE_B_D2R_P == PCIE_AIRPORT_D2R_P 53
MAKE_BASE=TRUE

PCI-E X1 PORTS C, D, E, F = UNUSED

22 PCIE_C_R2D_C_N == TP_PCIE_C_R2D_C_N
MAKE_BASE=TRUE

22 PCIE_C_R2D_C_P == TP_PCIE_C_R2D_C_P
MAKE_BASE=TRUE

22 PCIE_C_D2R_N == TP_PCIE_C_D2R_N
MAKE_BASE=TRUE

22 PCIE_C_D2R_P == TP_PCIE_C_D2R_P
MAKE_BASE=TRUE

22 PCIE_D_R2D_C_N == TP_PCIE_D_R2D_C_N
MAKE_BASE=TRUE

22 PCIE_D_R2D_C_P == TP_PCIE_D_R2D_C_P
MAKE_BASE=TRUE

22 PCIE_D_D2R_N == TP_PCIE_D_D2R_N
MAKE_BASE=TRUE

22 PCIE_D_D2R_P == TP_PCIE_D_D2R_P
MAKE_BASE=TRUE

22 PCIE_E_R2D_C_N == TP_PCIE_E_R2D_C_N
MAKE_BASE=TRUE

22 PCIE_E_R2D_C_P == TP_PCIE_E_R2D_C_P
MAKE_BASE=TRUE

22 PCIE_E_D2R_N == TP_PCIE_E_D2R_N
MAKE_BASE=TRUE

22 PCIE_E_D2R_P == TP_PCIE_E_D2R_P
MAKE_BASE=TRUE

22 PCIE_F_R2D_C_N == TP_PCIE_F_R2D_C_N
MAKE_BASE=TRUE

22 PCIE_F_R2D_C_P == TP_PCIE_F_R2D_C_P
MAKE_BASE=TRUE

22 PCIE_F_D2R_N == TP_PCIE_F_D2R_N
MAKE_BASE=TRUE

22 PCIE_F_D2R_P == TP_PCIE_F_D2R_P
MAKE_BASE=TRUE

Preliminary

PCI-E CONNECTIONS

SYNC_MASTER=M51_DOUG SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	OF	
NONE	54	97	

8

7

6

5

4

3

2


1

UNUSED PINS HAVE THE FORMAT SMC_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.

U5800 SMC_H8S2116 (1 OF 4)		U5800 SMC_H8S2116 (3 OF 4)	
23	PM_LAN_ENABLE B12	P10	P60/KIN0
23	SMC_RSTGATE_L C13	P11	P61/KIN1
84 77 26	ALL_SYS_PWRGD A15	P12	P62/KIN2
74	RSMRST_PWRGD B14	P13	P63/KIN3
23	SMC_SB_NMI B15	P14	P64/KIN4
23	PM_RSMRST_L C14	P15	P65/KIN5
75	IMVP_VR_ON D12	P16	P66/IRQ6*/KIN6*
23	PM_PWRBTN_L C15	P17	P67/IRQ7*/KIN7*
59	SMC_P20 D13	P20	P70/AN0
59	SMC_P21 D14	P21	P71/AN1
59	SMC_P22 D15	P22	P72/AN2
59	SMC_P23 E12	P23	P73/AN3
59	SMC_BATT_TRICKLE_EN_L E14	P24	P74/AN4
59	SMC_BATT_CHG_EN E15	P25	P75/AN5
59	SMC_P26 E13	P26	P76/AN6
59	SMC_P27 F14	P27	P77/AN7
67 60 21 5	LPC_AD<0> D9	P30/LAD0	P80/PME*
67 60 21 5	LPC_AD<1> C9	P31/LAD1	P81/GA20
67 60 21 5	LPC_AD<2> A9	P32/LAD2	P82/CLKRUN*
67 60 21 5	LPC_AD<3> B9	P33/LAD3	P83/LPCPD*
67 60 21 5	LPC_FRAME_L D8	P34/LFRAME*	P84/IRQ3*/TXD1
34	SMC_LRESET_L C8	P35/LRESET*	P85/IRQ4*/RXD1
34	PCI_CLK_SMC A8	P36/LCLK	P86/IRQ5*/SCL1/SCL1
67 60 21 5	INT_SERIRQ D7	P37/SERIRQ	P90/IRQ2*
59	SMC_XDP_TMS A5	P40/TMIO	P91/IRQ1*
59	SMC_SYS_LED_16B B5	P41/TMO0	P92/IRQ0*
27	SMB_BSB_DATA D5	P42/SDA1	P93/IRQ12*
59	SMC_TPM_PP C3	P43/TMI1/EXSCK1	P94/IRQ13*
59	SMC_XDP_TRST_L B1	P44/TMO1	P95/IRQ14*
59	SMC_XDP_TCK C2	P45	P96/EXCL
59	SMC_SYS_LED D3	P46/PWX0/PWM0	P97/IRQ15*/SDA0
59	SMC_SYS_KBDLED C1	P47/PWX1/PWM1	
60 59 5	SMC_TX_L G1	P50	
60 59 5	SMC_RX_L G4	P51	
27	SMB_0_S0_CLK F2	P52/SCL0	

U5800 SMC_H8S2116 (2 OF 4)		U5800 SMC_H8S2116 (4 OF 4)	
21	SMC_RCIN_L R3	PA0/KIN8*/PA2DC	PE0
60 22 5	BOOT_LPC_SPI_L P3	PA1/KIN9*/PA2DD	PE1*/ETCK
23	PM_SYSRST_L R2	PA2/KIN10*/PS2AC	PE2*/ETDI
67 60 21 5	SMC_TPM_RESET_L N3	PA3/KIN11*/PS2AD	PE3*/ETDO
59	PM_EXSTS_L R1	PA4/KIN12*/PS2BC	PE4*/ETMS
23 10	PM_THRM_L N2	PA5/KIN13*/PS2BD	PF0/IRQ8*/PWM2
59	SYS_ONEWIRE M4	PA6/KIN14*/PS2CC	PF1/IRQ9*/PWM3
23	PM_BATLOW_L N1	PA7/KIN15*/PS2CD	PF2/IRQ10*/TMOY
23	SMC_EXTSMI_L B10	PB0/LSMI*	PF3/IRQ11*/TMOX
23	SMC_RUNTIME_SCI_L A10	PB1/LSCI	PF4/PWM4
59	SMC_ODD_DETECT D10	PB2	PF5/PWM5
59	ISENSE_CAL_EN A11	PB3	PF6/PWM6
59	SMC_EXCARD_CP B11	PB4	PF7/PWM7
59	SMC_EXCARD_PWR_EN C11	PB5	PG0/EXIRQ8*/TMIX
59	SMC_EXCARD_OC_L A12	PB6	PG1/EXIRQ9*/TMIY
59	SMC_XDP_TDO_3_3 D11	PB7	PG2/EXIRQ10*/SDA2
65	SMC_FAN_0_CTL G14	PC0/TIOCA0/WUE8*	PG3/EXIRQ11*/SCL2
65	SMC_FAN_1_CTL G15	PC1/TIOCB0/WUE9*	PG4/EXIRQ12*/EXSDAA
65	SMC_FAN_2_CTL G13	PC2/TIOCC0/TCLKA/WUE10*	PG5/EXIRQ13*/EXSCLA
65	SMC_FAN_3_CTL G12	PC3/TIOCD0/TCLKB/WUE11*	PG6/EXIRQ14*/EXSDAB
65	SMC_FAN_0_TACH H14	PC4/TIOCA1/WUE12*	PG7/EXIRQ15*/EXSCLB
65	SMC_FAN_1_TACH H15	PC5/TIOCB1/TCLKC/WUE13*	PH0/EXIRQ6*
65	SMC_FAN_2_TACH H13	PC6/TIOCA2/WUE14*	PH1/EXIRQ7*
65	SMC_FAN_3_TACH H12	PC7/TIOCB2/TCLKD/WUE15*	PH2/FWE
59	SMS_X_AXIS M11	PD0/AN8	PH3/EXEXCL
59	SMS_Y_AXIS P11	PD1/AN9	
59	SMS_Z_AXIS R11	PD2/AN10	
59	SMC_ANALOG_ID N11	PD3/AN11	
59	SMC_NB_ISENSE P10	PD4/AN12	
59	SMC_MEM_ISENSE R10	PD5/AN13	
59	ALS_LEFT N10	PD6/AN14	
59	ALS_RIGHT M10	PD7/AN15	

U5800 SMC_H8S2116 (4 OF 4)	
G3	NC0
H3	NC1
K3	NC2
L3	NC3
M3	NC4
N3	NC5
P3	NC6
Q3	NC7
R3	NC8
S3	NC9
T3	NC10
V3	NC11
W3	NC12
X3	NC13
Y3	NC14
Z3	NC15
AA3	NC16
AB3	NC17
AC3	NC18
AD3	NC19
AE3	NC20
AF3	NC21
AG3	NC22



SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	58 OF 97	
NONE			


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
378S0193	1	LED, WHITE, 740MCD, LF, 3X2MM	LED5950	CRITICAL	

WHITE SYSLED

SMC_SYS_LED - PWM, S/W VARIED TO CONTROL BRIGHTNESS
ACROSS LARGE VOLUME MANUFACTURING
SMC_SYS_LED_16B - PWM, NORMAL LED ACTIVITY, SLEEP PULSE, RUN, ETC




CPU 1.05V -> SMC 3.3V SHIFTER



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1278		U5940	INTERSIL ISL60002-33

PRECISION 3.3V AVREF FOR SMC




SMC ALIASES, PULLUPS, AND TESTPOINTS

NO-CONNECT UNUSED PINS	DEBUG TESTPOINTS ON SELECTED INPUTS/OUTPUTS
SMC_P20 = NC SMC_P20	SMC_SYS_KBDLED = TP_SMC_SYS_KBDLED
SMC_P21 = NC SMC_P21	SMC_FF0 = TP_SMC_FF0
SMC_P22 = NC SMC_P22	SMC_PM_G2_EN = TP_PM_G2_EN
SMC_P23 = NC SMC_P23	SMC_ADAPTER_EN = TP_SMC_ADAPTER_EN
SMC_P26 = NC SMC_P26	ALS_LEFT = TP_ALS_LEFT
SMC_P27 = NC SMC_P27	ALS_RIGHT = TP_ALS_RIGHT
SMC_BATT_ISET = NC SMC_BATT_ISET	SMC_FF1 = TP_SMC_FF1
SMC_BATT_VSET = NC SMC_BATT_VSET	SMC_XDP_TCK = TP_SMC_XDP_TCK
SMC_SYS_ISET = NC SMC_SYS_ISET	SMC_XDP_TRST_L = TP_SMC_XDP_TRST_L
SMC_SYS_VSET = NC SMC_SYS_VSET	SMC_PB7 = TP_SMC_PB7
SMC_BATT_TRICKLE_EN_L = NC SMC_BATT_TRICKLE_EN_L	SMC_EXCARD_PWR_EN = TP_SMC_EXCARD_PWR_EN
SMC_BATT_CHG_EN = NC SMC_BATT_CHG_EN	SMC_PB7 = TP_SMC_PB7
ALS_GAIN = NC ALS_GAIN	SMC_FAN_3_TACH = TP_SMC_FAN_3_TACH
	SMC_FAN_3_CTL = TP_SMC_FAN_3_CTL


NC OR PULLDOWN UNUSED ANALOG SENSE PINS

SMS_X_AXIS = NC SMS_X_AXIS	SMC_EXCARD_PWR_EN = TP_SMC_EXCARD_PWR_EN
SMS_Y_AXIS = NC SMS_Y_AXIS	SMC_PB7 = TP_SMC_PB7
SMS_Z_AXIS = NC SMS_Z_AXIS	SMC_FAN_3_TACH = TP_SMC_FAN_3_TACH
SMC_NB_ISENSE = NC SMC_NB_ISENSE	SMC_FAN_3_CTL = TP_SMC_FAN_3_CTL
SMC_MEM_ISENSE = NC SMC_MEM_ISENSE	


SMC PULL-UPS & PULL-DOWNS




POWER SUPPLY TEMP SENSE




HDD ACTIVITY MONITOR




SELECT TPM GPIO




SMC TPM PP



TIE ANALOG SENSOR OPAMP GROUNDS TO SMC GROUND




M51 SPECIFIC: GPU MONITORING SIGNALS



SMC & TPM SUPPORT	
SYNC_MASTER=M51_HENRY	SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

SIZE	DRAWING NUMBER	REV.
D	051-7039	17
SCALE	SHT	OF
NONE	59	97



Pre-release material

LPC+ CONN

SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-7039	REV.	17
	SCALE	NONE	SHT	60 OF	97	




R6306-07 SHOULD BE PLACED LESS THAN 2.54MM FROM U2100
R6303 SHOULD BE PLACED LESS THAN 2.54MM FROM U6301

Preliminary

SPI BOOTROM
 SYNC_MASTER=M50_DOUG SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 63 OF 97	



NOTE: ADDED TO PROTECT SMC

HD AND OD FAN
 SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	65 OF 97	
NONE			



FAN 2

HD TEMP SENSOR

ODD TEMP SENSOR


CPU FAN, HD & OD TEMP

SYNC_MASTER=M51_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	66 OF	97
NONE			



LAYOUT NOTE:
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM

SYNC_MASTER=M50_HENRY SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	67 OF 97	
NONE			

AUDIO CODEC APPLE P/N 353S1343



4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP

MIC INPUT TO BOTH L&R

AUDIO: CODEC
 SYNC_MASTER=AUDIO SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	68 OF 97	
NONE			

8

7

6

5


4

3

2

1

LINE IN PSEUDO-DIFFERENTIAL AMP
AV= 0.59



AUDIO: LINE INPUT AMP

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	69 OF 97	
NONE			




LINE OUT LOW-PASS FILTER
 $F_c = 37 \text{ KHZ}, A_v = -1.18$



LINE OUT AMP

APPLE P/N 353S0687



AUDIO: COMBO OUT AMP


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	70 OF	97
NONE			

8 7 6 5 4 3 2 1

DRAWS NO POWER DURING S5
ONLY ON S5 RAIL TO AID ROUTING

SPEAKER AMP
APPLE P/N 353S1156



GAIN SETTINGS: +16DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

AUDIO: SPEAKER AMP_1
SYNC_MASTER=AUDIO SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	NONE	SHT	71 OF 97

8 7 6 5 4 3 2 1

DRAWS NO POWER DURING S5
ONLY ON S5 RAIL TO AID ROUTING

SPEAKER AMP
APPLE P/N 353S1156

NET SPACING TYPE=AUDIO
MIN_LINE_WIDTH=3.0MM
MIN_NECK_WIDTH=0.2MM
VOLTAGE=12V

NET SPACING TYPE=AUDIO
MIN_LINE_WIDTH=3.0MM
MIN_NECK_WIDTH=0.2MM
VOLTAGE=12V

NET SPACING TYPE=AUDIO
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.25MM
VOLTAGE=12V

NET SPACING TYPE=AUDIO
MIN_LINE_WIDTH=0.5MM
MIN_NECK_WIDTH=0.2MM

NET SPACING TYPE=AUDIO
MIN_LINE_WIDTH=0.5MM
MIN_NECK_WIDTH=0.2MM

NET SPACING TYPE=AUDIO
MIN_LINE_WIDTH=0.5MM
MIN_NECK_WIDTH=0.2MM

NET SPACING TYPE=AUDIO
MIN_LINE_WIDTH=0.5MM
MIN_NECK_WIDTH=0.2MM

NET SPACING TYPE=AUDIO
MIN_LINE_WIDTH=0.5MM
MIN_NECK_WIDTH=0.2MM

GAIN SETTINGS: +16DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS


AUDIO: SPEAKER AMP

SYNC_MASTER=AUDIO SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	72 OF 97	
NONE			




SPEAKER CABLE CONNECTORS
 APPLE P/N 518-0193
 APPLE P/N 518-0255

PROPERTIES FOR ALL SPKR NETS
 MIN_LINE_WIDTH=0.5MM
 MIN_NECK_WIDTH=0.2MM
 NET_SPACING_TYPE=AUDIO



LINE OUT JACK
 APPLE P/N 514-0329



AUDIO: CONNECTORS
 SYNC_MASTER=AUDIO SYNC_DATE=05/19/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	73 OF	97
NONE			


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	DAC	PIN COMPLEX	MUTE CONTROL
LINE OUT	0X0C	0X02	0X14 (D)	GPIO 1
SPKR AMP	0X0D	0X03	0X18 (B)	GPIO 0
SPKR AMP1	0X0F	0X05	0X1A (C)	GPIO 0
SPDIFOUT		CONVERTER=0X06	PIN=0X1E	
		DETECT DELEGATE PIN	0X16H	


CODEC INPUT SIGNAL PATHS

FUNCTION	ADC	MIXER	PORT	VREF
MIC INPUT	0X07	0X24	0X19 (F)	80%
LINE INPUT	0X08	0X23	0X15 (A)	50%
SPDIFIN	CONVERTER=0X0A		PIN=0X1F	


AUDIO GROUND RETURNS




MICROPHONE IMPEDANCE MATCHING CIRCUIT



PORT A (LI) PLUG DETECT



PORT D/G (LO/DIG_OUT) PLUG DETECT (G TELLS H TO COME ON)



AUDIO: POWER SUPPLIES

SYNC_MASTER=AUDIO SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	74 OF	97
NONE			



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

Note 1: C7532,C7533 = 27.4 Ohm For Validating CPU Only.

*NEED TO CHANGE R7531 TO NTC ERT-J1VR103J PANASONIC

IMVP6 CPU VCore Regulator

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6 PHASE1	1.5 MM	0.25 MM
75 IMVP6 BOOT1	0.25 MM	0.25 MM
75 IMVP6 UGATE1	1.5 MM	0.25 MM
75 IMVP6 LGATE1	1.5 MM	0.25 MM
75 IMVP6 ISEN1	0.25 MM	0.25 MM
75 IMVP6 FET RC1	0.25 MM	0.25 MM
75 IMVP6 VSUM R1	0.25 MM	0.25 MM
75 R7504_1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6 PHASE2	0.25 MM	0.25 MM
75 IMVP6 BOOT2	0.25 MM	0.25 MM
75 IMVP6 UGATE2	0.25 MM	0.25 MM
75 IMVP6 LGATE2	0.25 MM	0.25 MM
75 IMVP6 ISEN2	0.25 MM	0.25 MM
75 IMVP6 FET RC2	0.25 MM	0.25 MM
75 IMVP6 VSUM R2	0.60 MM	0.25 MM
75 R7507_1	0.25 MM	0.25 MM


	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6_OCSET	0.25 MM	0.20 MM
75 IMVP6_VSUM	0.25 MM	0.20 MM
75 GND_IMVP6_SGND	0.50 MM	0.20 MM
75 IMVP6_VO	0.25 MM	0.20 MM
75 IMVP6_DROOP	0.25 MM	0.20 MM
75 IMVP6_DFB	0.25 MM	0.20 MM
75 IMVP6_SOFT	0.25 MM	0.20 MM
75 IMVP6_RBIAS	0.25 MM	0.20 MM
75 IMVP6_VDIFF	0.25 MM	0.20 MM
75 IMVP6_FB2	0.25 MM	0.20 MM
75 IMVP6_FB	0.25 MM	0.20 MM
75 IMVP6_COMP	0.25 MM	0.20 MM
75 IMVP6_VW	0.25 MM	0.25 MM
75 IMVP6_RTN	0.25 MM	0.25 MM
75 IMVP6_VSEN	0.25 MM	0.25 MM

IMVP6 CPU VCore Regulator
 SYNC_MASTER=M50_PAUL SYNC_DATE=05/19/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	75 OF	97
NONE			

PROCESSOR VCORE SENSE




PROCESSOR VCORE CURRENT SENSE
(MEASURING DC/DC INDUCTOR DCR TO DERIVE CPU CURRENT)




CPU CURRENT SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits




SYSTEM CURRENT SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
10280699	1	RES, 0-OHM, 2010	R7650	PRODUCTION

SYSTEM VOLTAGE SENSE
(SCALING 12V INPUT VOLTAGE TO SMC)



SMC PWRGD PULLUP




CPU & SYSTEM SENSE

SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	76 OF	97
NONE			





ALL AND GATE INPUTS ARE 7V TOLERANT
REGARDLESS OF INPUT POWER

two additional caps to increase ripple margin
put here to stay in sync with M50 on page 82

PWR GOOD	
SYNC_MASTER=M51_PAUL	SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHT 77 OF	97

3.3V AND 2.5V S5 REGULATOR




3V DC/DC 2.5V
 SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	78 OF 97	
NONE			

1.8V AND 1.2V S3 REGULATOR

1.2V S3
POWER BUDGET
PEAK=0.4A
AVE=0.3A

1.8V S3
M51
POWER BUDGET
PEAK=14.5A
TOTAL=6.3A




$$V_{OUT} = V_{REF} * (1 + R2/R1)$$

VREF = 0.784V MIN
0.800V TYP
0.816V MAX

1.8V & 1.2V VREG
SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	79 OF	97
NONE			

1.5V S0 AND 1.05V S0 RAILS



1.5V_S0 & 1.05V_S0 VREG

SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	80 OF	97
NONE			


5V S5 AND 5V AUDIO S5 REGULATOR



POWER SUPPLY 3.3V/5V MAIN SWITCH

5V DC/DC	
SYNC_MASTER=M50_PAUL	SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	82 OF	97
NONE			



S0 AND S3 FETS
 SYNC_MASTER=M51_PAUL SYNC_DATE=05/19/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	83 OF	97
NONE			

Page Notes

Power aliases required by this page:

- =PP12V_S0_MXM
- =PP5V_S0_MXM
- =PP1V8_S0_MXM

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Note: PCI-E Lanes are reversed to untangle routes
Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS


(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT


M51: FIX ON CARD ALLOWS US TO NOT STUFF MOST OF THE 1.8V DECOUPLING, WITH NO DROOP OR NOISE

PLACE CAPS NEAR NB

REF	VALUE	QTY	DESCRIPTION	REF	VALUE	QTY	DESCRIPTION
133	PEG R2D C P<0>	C8420	0.1uF	133	PEG R2D P<15>	1	
133	PEG R2D C N<0>	C8421	0.1uF	133	PEG R2D N<15>	1	
133	PEG R2D C P<1>	C8422	0.1uF	133	PEG R2D P<14>	1	
133	PEG R2D C N<1>	C8423	0.1uF	133	PEG R2D N<14>	1	
133	PEG R2D C P<2>	C8424	0.1uF	133	PEG R2D P<13>	1	
133	PEG R2D C N<2>	C8425	0.1uF	133	PEG R2D N<13>	1	
133	PEG R2D C P<3>	C8426	0.1uF	133	PEG R2D P<12>	1	
133	PEG R2D C N<3>	C8427	0.1uF	133	PEG R2D N<12>	1	
133	PEG R2D C P<4>	C8428	0.1uF	133	PEG R2D P<11>	1	
133	PEG R2D C N<4>	C8429	0.1uF	133	PEG R2D N<11>	1	
133	PEG R2D C P<5>	C8430	0.1uF	133	PEG R2D P<10>	1	
133	PEG R2D C N<5>	C8431	0.1uF	133	PEG R2D N<10>	1	
133	PEG R2D C P<6>	C8432	0.1uF	133	PEG R2D P<9>	1	
133	PEG R2D C N<6>	C8433	0.1uF	133	PEG R2D N<9>	1	
133	PEG R2D C P<7>	C8434	0.1uF	133	PEG R2D P<8>	1	
133	PEG R2D C N<7>	C8435	0.1uF	133	PEG R2D N<8>	1	
133	PEG R2D C P<8>	C8436	0.1uF	133	PEG R2D P<7>	1	
133	PEG R2D C N<8>	C8437	0.1uF	133	PEG R2D N<7>	1	
133	PEG R2D C P<9>	C8438	0.1uF	133	PEG R2D P<6>	1	
133	PEG R2D C N<9>	C8439	0.1uF	133	PEG R2D N<6>	1	
133	PEG R2D C P<10>	C8440	0.1uF	133	PEG R2D P<5>	1	
133	PEG R2D C N<10>	C8441	0.1uF	133	PEG R2D N<5>	1	
133	PEG R2D C P<11>	C8442	0.1uF	133	PEG R2D P<4>	1	
133	PEG R2D C N<11>	C8443	0.1uF	133	PEG R2D N<4>	1	
133	PEG R2D C P<12>	C8444	0.1uF	133	PEG R2D P<3>	1	
133	PEG R2D C N<12>	C8445	0.1uF	133	PEG R2D N<3>	1	
133	PEG R2D C P<13>	C8446	0.1uF	133	PEG R2D P<2>	1	
133	PEG R2D C N<13>	C8447	0.1uF	133	PEG R2D N<2>	1	
133	PEG R2D C P<14>	C8448	0.1uF	133	PEG R2D P<1>	1	
133	PEG R2D C N<14>	C8449	0.1uF	133	PEG R2D N<1>	1	
133	PEG R2D C P<15>	C8450	0.1uF	133	PEG R2D P<0>	1	
133	PEG R2D C N<15>	C8451	0.1uF	133	PEG R2D N<0>	1	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
10780070	1	RES, 0-OHM, 2512	R8450	PRODUCTION



MXM PCI-E & PWR
 SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	84 OF	97
NONE			

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP2V5_S0_MXM


Signal aliases required by this page:
 - =SMB_GPU_THRM_DATA
 - =SMB_GPU_THRM_CLK

BOM options provided by this page:
 (NONE)

MXM SPEC POWER REQUIREMENTS


(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



MXM I/O	
SYNC_MASTER=M51_DAVE	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	85 OF	97
NONE			

Page Notes

Power aliases required by this page:
 - =PP12V_LCD
 - =PP24V_INVERTER
 - =PP3V3_S0_VIDEO





Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

97 94 3 =PP3V3_S0_VIDEO =PP3V3_DDC_LCD 94

LCD (LVDS) INTERFACE

INVERTER INTERFACE



Internal Display Conns

SYNC_MASTER=M51_DAVE SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7039	17
SCALE	SHT	94 OF	97
NONE			



DVI DDC CURRENT LIMIT DVI INTERFACE
(55mA requirement per DVI spec)

PLACE CLOSE TO MINI-DVI CONNECTOR
3V LEVEL SHIFTERS

ANALOG FILTERING
PLACE CLOSE TO CONNECTOR

External Display Conns	
SYNC_MASTER=M51_DAVE	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7039	REV. 17
	SCALE NONE	SHEET 97 OF 97	