

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
A	0000774489	PRODUCTION RELEASED		2009-08-20

K23

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


LAST_MODIFIED=Wed Sep 2 16:45:56 2009

Page	Contents	Sync
1	Table of Contents	MASTER N/A
2	System Block Diagram	K22 09/02/2009
3	Power Block Diagram	K22 09/02/2009
4	BOM Configuration	MASTER N/A
5	Power Conn / Alias	MASTER N/A
6	Holes	MASTER N/A
7	UNUSED SIGNAL ALIAS	K22 09/02/2009
8	Signal Aliases	MASTER N/A
9	CPU FSB	K22 09/02/2009
10	CPU TEST & MISC.	K22 09/02/2009
11	CPU POWER, GND, DECAPS	K22 09/02/2009
12	eXtended Debug Port (XDP)	K22 09/02/2009
13	MCP CPU Interface	K22 09/02/2009
14	MCP Memory Interface	K22 09/02/2009
15	MCP MEMORY CNTRL & MISC	K22 09/02/2009
16	MCP PCIe Interfaces	K22 09/02/2009
17	MCP Ethernet & Graphics	K22 09/02/2009
18	MCP PCI & LPC	K22 09/02/2009
19	MCP SATA & USB	K22 09/02/2009
20	MCP HDA & MISC	K22 09/02/2009
21	MCP Power & Ground	K22 09/02/2009
22	MCP Standard Decoupling	K22 09/02/2009
23	MCP Graphics Support	K22 09/02/2009
24	SB Misc	K22 09/02/2009
25	FSB/DDR3 Vref Margining	K22 09/02/2009
26	MEMORY CAPS	MASTER N/A
27	DDR3 SO-DIMMs 0 & 2	K22 07/04/2009
28	DDR3 SO-DIMM CONNECTOR B	K22 09/02/2009
29	DDR3 SUPPORT AND BITSWAPS	MASTER N/A
30	PCI-E Wireless Connector	K22 05/28/2009
31	Ethernet PHY (RTL8211CL)	K22 09/02/2009
32	Ethernet Support	K22 09/02/2009
33	ETHERNET CONNECTOR	MASTER N/A
34	FireWire LLC/PHY (XIO2213B)	K22 09/02/2009
35	FW: 1394B MISC	K22 09/02/2009
36	FIREWIRE CONNECTOR	K22 09/02/2009
37	SATA Connectors	K22 09/02/2009
38	EXTERNAL USB CONNECTORS	K22 09/02/2009
39	Internal USB Connections	K22 03/12/2009
40	SMC	MASTER N/A
41	SMC Support	MASTER N/A
42	LPC+SPI Debug Connector	K22 09/02/2009
43	SMBus Connections	MASTER N/A
44	CPU/MXM CURRENT AND VOLTAGE SENSE	K22 09/02/2009
45	MCP CURRENT AND VOLTAGE SENSE	K22 09/02/2009


Page	Contents	Sync
46	Thermal Sensors	K22 09/02/2009
47	HD AND OD FAN	K22 09/02/2009
48	CPU FAN	K22 09/02/2009
49	SPI ROM	K22 09/02/2009
50	AUDIO: CODEC/REGULATOR	K22 09/02/2009
51	AUDIO: FILTER/BUFFER	SEPAUDIO 04/20/2009
52	AUDIO: Tweeter Amp 1	SEPAUDIO 04/20/2009
53	AUDIO: Woofer Amp	SEPAUDIO 04/20/2009
54	Audio: MLB to I/O Conn.	K22 09/02/2009
55	AUDIO: Detects/Grounding	SEPAUDIO 09/02/2009
56	AUDIO: Mikey	K22 09/02/2009
57	POWER SEQUENCING BLOCK DIAGRAM	K22 09/02/2009
58	PGOOD and Power Sequencing	K22 09/02/2009
59	VREG: PPVCORE S0 CPU	K22 09/02/2009
60	VREG: PPVCORE S0 CPU	K22 09/02/2009
61	5V S3 REGULATOR	K22 09/02/2009
62	MCP CORE REGULATOR	K22 09/02/2009
63	1.5V DDR SUPPLY	K22 09/02/2009
64	FSB VTT/3.3V S5 SUPPLIES	K22 09/02/2009
65	S3 & S0 FETS	K22 09/02/2009
66	1V1 S5 POWER SUPPLY	K22 09/02/2009
67	MXM PCIe, DP & Power	K22 09/02/2009
68	MXM I/O	K22 09/02/2009
69	MXM PCIe CAPS	K22 09/02/2009
70	Display: Aliases	MARKVIEWD 03/12/2009
71	Display: Int DP Connector	MARKVIEWD 03/12/2009
72	Display: BiDiVi Mux1	MARKVIEWD 03/12/2009
73	BIDIVI DP MUX2	MASTER N/A
74	Display: Ext DP Connector	MARKVIEWD 03/12/2009
75	Display: BiDiVi Support	MARKVIEWD 03/12/2009
76	CPU/FSB Constraints	K22 09/02/2009
77	Memory Constraints	K22 09/02/2009
78	MCP Constraints 1	K22 09/02/2009
79	MCP Constraints 2	K22 09/02/2009
80	Ethernet Constraints	K22 09/02/2009
81	FireWire Constraints	K22 09/02/2009
82	SMC Constraints	K22 09/02/2009
83	Graphics Constraints	MASTER N/A
84	K22/K23 SPECIFIC CONSTRAINTS	K22 09/02/2009
85	K22/K23 RULE DEFINITIONS	K22 09/02/2009
86	K22/K23 ICT/FCT	K22 09/02/2009

DRAWING TITLE: K23
 NUMBER: 051-7863
 DATE: 2009-08-20


DRAWING TITLE: SCH, K23, MLB	
Apple Inc.	DRAWING NUMBER: 051-7863
	REVISION: A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED.	
PAGE: 1 OF 110	SHEET: 1 OF 110



SYNC MASTER-E22		SYNC DATE-09/02/2005	
System Block Diagram			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FOLLOING IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER OR BY ANY MEANS, IN ANY FORM OR BY ANY MEANS, WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS RESERVED.			
PAGE		2 OF 110	
SHEET		CURRENT DESIGN SHEET	
TOTAL		DESIGN SHEETS	



SYNC MASTER=E22	SYNC DATE=09/02/2005
Power Block Diagram	
Apple Inc.	051-7863 D
	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE SOLE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I NOT TO REPRODUCE OR DISCLOSE IT IN WHOLE OR PART I ALL RIGHTS RESERVED	3 OF 110
CURRENT DESIGN SHEET	DESIGN SHEETS>



BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9879	PCBA,MLB,BESTER,K23	K23,2P80GHZ_CPU,BASIC,MXM,K23_MXM
630-0394	PCBA,MLB,2.80 GHZ-2M,K23	K23,2P80GHZ_2M_CPU,BASIC,MXM,K23_MXM
630-0185	PCBA,MLB,2.93 GHZ,K23	K23,2P93GHZ_CPU,BASIC,MXM,K23_MXM
630-9983	PCBA,MLB,BEST,K23	K23,3P0GHZ_CPU,BASIC,MXM,K23_MXM
630-0509	PCBA,MLB,3.06 GHZ,K23	K23,3P06GHZ_CPU,BASIC,MXM,K23_MXM
630-0109	PCBA,MLB,3.16 GHZ,K23 (INVESTIGATION)	K23,3P16GHZ_CPU,BASIC,MXM,K23_MXM
630-9880	PCBA,MLB,ULTIMATE,K23	K23,3P33GHZ_CPU,BASIC,MXM,K23_MXM
607-4427	PCBA,MLB,DEV,K23	DEVELOPMENT_DEV_GROUP

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR (S)	CRITICAL	BOM OPTION
33800731	1	IC,8005,MCP7A-DA,803,15X10MM,80A1417,05	U1400	CRITICAL	IS
33800732	1	IC,MCP,MCP7A-DA,803,15X10MM,80A1417,05	U1400	CRITICAL	MM
34170170	1	IC,EFI BOOTROM,K22/K23	U6100	CRITICAL	
33800765	1	IC,X1002112AYT,1394B,1678GA	U6100	CRITICAL	
33800694	1	IC,MT4501GA,8008 TRANSDUCER, 48P 50PP	U3700	CRITICAL	
825-7122	1	MLB LABEL, 48.0X4.8	X14	CRITICAL	

MCP -J SKU HAS INTEGRATED GPU
MCP -D SKU DOES NOT

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR (S)	CRITICAL	BOM OPTION
33763743	1	MLP,QX81,05.2.400,45W,1044,80,3M,16A	CPU	CRITICAL	2P80GHZ_CPU
33763742	1	MLP,SL843,06.2.400,45W,1133,80,4M,16A	CPU	CRITICAL	2P83GHZ_CPU
33763726	1	MLP,SL842,06.2.400,45W,1133,80,4M,16A	CPU	CRITICAL	3P0GHZ_CPU
33763715	1	MLP,SL846,06.2.140,45W,1133,80,4M,16A	CPU	CRITICAL	3P16GHZ_CPU
33763727	1	MLP,SL845,06.2.330,45W,1133,80,4M,16A	CPU	CRITICAL	3P33GHZ_CPU
33763807	1	MLP,SL845,06.2.330,45W,1133,80,4M,16A	CPU	CRITICAL	3P33GHZ_CPU
33763766	1	MLP,SL841,06.2.400,45W,1133,80,4M,16A	CPU	CRITICAL	3P06GHZ_CPU
33763804	1	MLP,SL609,06.2.400,45W,1044,80,3M,16A	CPU	CRITICAL	2P80GHZ_2M_CPU

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	COMMON,ALTERNATE,MCP7A_XDP,BESTER,MCP_15L9561A,PRODUCTION
MCP7A	BOOT_MODE_USER,MEMRESSET_HW,MEMRESSET_MCP
DEV_GROUP	XDP_CONN,LPCPLUS,VREFPMGN,MCP_PWR_SENSE,MCP_CPU_TDIODE,PECI_SMB,MOJOMIX

K23 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR (S)	CRITICAL	BOM OPTION
051-7863	1	SCHL,K23,MLB	SCH1		K23
820-2507	1	PCBP,K23,MLB	MLB1		K23
34170169	1	IC,PMC,K23	U4900	CRITICAL	K23

(33800489 - BLANK)


ALTERNATES


BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL


SYNC MASTER-MASTER		SYNC DATE-N/A	
BOM Configuration			
	Apple Inc.	051-7863	D
		REVISION: A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		4	OF 110
CURRENT DESIGN SHEET		OF <TOTAL> DESIGN SHEETS	

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1




SYNC MASTER=E22		SYNC DATE=12/05/2008	
BLANK PAGE			
	Apple Inc.	051-7863	D
NOTICE OF PROPRIETARY PROPERTY:		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE 5 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I DO NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET	
I DO NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART		OF <TOTAL DESIGN SHEETS>	
I HAVE ALL RIGHTS RESERVED			




SYNC MASTER-MASTER		SYNC DATE-N/A	
Power Conn / Alias			
Apple Inc.		051-7863	D
NOTICE OF PROPRIETARY PROPERTY:		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE SOLE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING:		PAGE 6 OF 110	
1. TO MAINTAIN THE CONFIDENTIALITY OF THIS INFORMATION.		SHEET	
2. NOT TO REPRODUCE OR COPY IT.		CURRENT DESIGN SHEET	
3. NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART TO ANY OTHER PERSON OR ENTITY.		SHEET > OF <TOTAL DESIGN SHEETS>	





SYNC MASTER-MASTER		SYNC DATE-N/A	
Holes			
Apple Inc.	DRAWING NUMBER	051-7863	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	PAGE
			7 OF 110
			SHEET
			<TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1																												
D	<p>NC ON UNUSED ALIASES</p> <pre> 11 MCP_TV_DAC_BSET == NC MCP_TV_DAC_BSET NO_TEST+TRUE 11 MCP_TV_DAC_VREF == NC MCP_TV_DAC_VREF NO_TEST+TRUE 11 MCP_CLK27M_XTALIN == NC MCP_CLK27M_XTALIN NO_TEST+TRUE 11 MCP_CLK27M_XTALOUT == NC MCP_CLK27M_XTALOUT NO_TEST+TRUE 11 CRT_IG_R_C_PR == NC CRT_IG_R_C_PR NO_TEST+TRUE 11 CRT_IG_G_Y_V == NC CRT_IG_G_Y_V NO_TEST+TRUE 11 CRT_IG_B_COMP_PB == NC CRT_IG_B_COMP_PB NO_TEST+TRUE 11 CRT_IG_HSYNC == NC CRT_IG_HSYNC NO_TEST+TRUE 11 CRT_IG_VSYNC == NC CRT_IG_VSYNC NO_TEST+TRUE 11 TP_MCP_RGB_HSYNC == NC MCP_RGB_HSYNC NO_TEST+TRUE 11 TP_MCP_RGB_VSYNC == NC MCP_RGB_VSYNC NO_TEST+TRUE 11 TP_PCI_AD<31..15> == NC PCI_AD<31..15> NO_TEST+TRUE 11 TP_PCI_TRDY_L == NC PCI_TRDY_L NO_TEST+TRUE 11 TP_PCI_C_BE_L<1..0> == NC PCI_C_BE_L<1..0> NO_TEST+TRUE 11 TP_PCI_SERR_L == NC PCI_SERR_L NO_TEST+TRUE 11 TP_PCI_DEVSEL_L == NC PCI_DEVSEL_L NO_TEST+TRUE 11 TP_PCI_PERR_L == NC PCI_PERR_L NO_TEST+TRUE 11 TP_LPC_DRQ0_L == NC LPC_DRQ0_L NO_TEST+TRUE 11 TP_MCP_BUF_SIO_CLK == NC MCP_BUF_SIO_CLK NO_TEST+TRUE </pre>		<pre> 11 TP_ENET_INTR_L == NC ENET_INTR_L NO_TEST+TRUE 11 TP_ENET_FWRDWN_L == NC ENET_FWRDWN_L NO_TEST+TRUE 11 TP_MCP_KBDRSTIN_L == NC MCP_KBDRSTIN_L NO_TEST+TRUE 11 TP_MCP_GPIO_18 == NC MCP_GPIO_18 NO_TEST+TRUE 11 TP_MLB_RAM_SIZE == NC MLB_RAM_SIZE NO_TEST+TRUE 11 TP_PCI_C_BE_L<3> == NC PCI_C_BE_L<3> NO_TEST+TRUE 11 TP_PCI_CLK0 == NC PCI_CLK0 NO_TEST+TRUE 11 TP_PCI_CLK1 == NC PCI_CLK1 NO_TEST+TRUE 11 TP_PCI_FRAME_L == NC PCI_FRAME_L NO_TEST+TRUE 11 TP_PCI_GNT0_L == NC MCP_PCI_GNT0_L NO_TEST+TRUE 11 TP_PCI_GNT1_L == NC PCI_GNT1_L NO_TEST+TRUE 11 TP_PCI_INTW_L == NC PCI_INTW_L NO_TEST+TRUE 11 TP_PCI_INTX_L == NC PCI_INTX_L NO_TEST+TRUE 11 TP_PCI_INTY_L == NC PCI_INTY_L NO_TEST+TRUE 11 TP_PCI_INTZ_L == NC PCI_INTZ_L NO_TEST+TRUE 11 TP_PCI_PAR == NC PCI_PAR NO_TEST+TRUE 11 TP_PCI_RESET1_L == NC PCI_RESET1_L NO_TEST+TRUE 11 TP_PCI_STOP_L == NC PCI_STOP_L NO_TEST+TRUE 11 TP_PCI_TRDY_L == NC PCI_TRDY_L NO_TEST+TRUE 11 TP_PCIE_CLK100M_PBAF == NC_PCIE_CLK100M_PBAF NO_TEST+TRUE 11 TP_PCIE_CLK100M_PBAF == NC_PCIE_CLK100M_PBAF NO_TEST+TRUE 11 TP_PCIE_CLK100M_PBAF == NC_PCIE_CLK100M_PBAF NO_TEST+TRUE 11 TP_PCIE_CLK100M_PESP == NC_PCIE_CLK100M_PESP NO_TEST+TRUE 11 TP_PCIE_CLK100M_PESP == NC_PCIE_CLK100M_PESP NO_TEST+TRUE 11 TP_PCIE_CLK100M_PPRG == NC_PCIE_CLK100M_PPRG NO_TEST+TRUE 11 TP_PCIE_CLK100M_PPRG == NC_PCIE_CLK100M_PPRG NO_TEST+TRUE 11 PCIE_EXCARD_PRESNT_L == NC_PCIE_EXCARD_PRESNT_L NO_TEST+TRUE 11 TP_PE4_CLKREQ_L == NC_PE4_CLKREQ_L NO_TEST+TRUE 11 TP_PE4_PRESNT_L == NC_PE4_PRESNT_L NO_TEST+TRUE 11 TP_SB_A2OGATE == NC_SB_A2OGATE NO_TEST+TRUE 11 TP_USB_10N == NC_USB_10N NO_TEST+TRUE 11 TP_USB_10P == NC_USB_10P NO_TEST+TRUE 11 USB_MINI_N == NC_USB_MINI_N NO_TEST+TRUE 11 USB_MINI_P == NC_USB_MINI_P NO_TEST+TRUE 11 USB_EXCARD_N == NC_USB_EXCARD_N NO_TEST+TRUE 11 USB_EXCARD_P == NC_USB_EXCARD_P NO_TEST+TRUE 11 ODD_FWR_EN_L == NC_ODD_FWR_EN_L NO_TEST+TRUE 11 PCIE_CLK100M_EXCARD_P == NC_PCIE_CLK100M_EXCARD_P NO_TEST+TRUE 11 PCIE_CLK100M_EXCARD_N == NC_PCIE_CLK100M_EXCARD_N NO_TEST+TRUE 11 EXCARD_CLKREQ_L == NC_EXCARD_CLKREQ_L NO_TEST+TRUE 11 TP_PCI_AD<12..10> == NC_PCI_AD<12..10> NO_TEST+TRUE 11 TP_PCI_AD<8> == NC_PCI_AD<8> NO_TEST+TRUE </pre>		<pre> 11 TP_PCIE_PE4_R2D_CP == NC_PCIE_PE4_R2D_CP NO_TEST+TRUE 11 TP_PCIE_PE4_R2D_CN == NC_PCIE_PE4_R2D_CN NO_TEST+TRUE 11 TP_PCIE_PE4_D2RP == NC_PCIE_PE4_D2RP NO_TEST+TRUE 11 TP_PCIE_PE4_D2RN == NC_PCIE_PE4_D2RN NO_TEST+TRUE 11 PCIE_EXCARD_D2R_P == NC_PCIE_EXCARD_D2R_P NO_TEST+TRUE 11 PCIE_EXCARD_D2R_N == NC_PCIE_EXCARD_D2R_N NO_TEST+TRUE 11 PCIE_EXCARD_R2D_C_P == NC_PCIE_EXCARD_R2D_C_P NO_TEST+TRUE 11 PCIE_EXCARD_R2D_C_N == NC_PCIE_EXCARD_R2D_C_N NO_TEST+TRUE 11 USB_TPAD_N == NC_USB_TPAD_N NO_TEST+TRUE 11 USB_TPAD_P == NC_USB_TPAD_P NO_TEST+TRUE </pre> <p>MCP HAS INTERNAL 15K PULL-DOWNS</p>																															
C			<p>UNUSED MEMORY SIGNALS</p> <pre> 11 TP_MEM_A_CLK2P == NC_MEM_A_CLK2P NO_TEST+TRUE 11 TP_MEM_A_CLK2N == NC_MEM_A_CLK2N NO_TEST+TRUE 11 TP_MEM_A_CLK5P == NC_MEM_A_CLK5P NO_TEST+TRUE 11 TP_MEM_A_CLK5N == NC_MEM_A_CLK5N NO_TEST+TRUE 11 TP_MEM_B_CLK2P == NC_MEM_B_CLK2P NO_TEST+TRUE 11 TP_MEM_B_CLK2N == NC_MEM_B_CLK2N NO_TEST+TRUE 11 TP_MEM_B_CLK5P == NC_MEM_B_CLK5P NO_TEST+TRUE 11 TP_MEM_B_CLK5N == NC_MEM_B_CLK5N NO_TEST+TRUE </pre>																																	
B			<p>UNUSED GMUX JTAG FROM MCP</p> <pre> 11 GMUX_JTAG_TCK_L == NC_GMUX_JTAG_TCK_L NO_TEST+TRUE 11 GMUX_JTAG_TDO == NC_GMUX_JTAG_TDO NO_TEST+TRUE 11 GMUX_JTAG_TDI == NC_GMUX_JTAG_TDI NO_TEST+TRUE 11 GMUX_JTAG_TMS == NC_GMUX_JTAG_TMS NO_TEST+TRUE </pre>																																	
A							<table border="1"> <tr> <td colspan="2">SYNCH MASTER-E22</td> <td colspan="2">SYNCH DATE-09/02/2005</td> </tr> <tr> <td colspan="4" style="text-align: center;">UNUSED SIGNAL ALIAS</td> </tr> <tr> <td></td> <td>Apple Inc.</td> <td>DESIGN NUMBER</td> <td>051-7863 D</td> </tr> <tr> <td colspan="2"></td> <td>REVISION</td> <td>A.0.0</td> </tr> <tr> <td colspan="2">NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FOLLOING AGREE TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</td> <td>DESIGN</td> <td>8 OF 110</td> </tr> <tr> <td colspan="2">I I NOT TO REPRODUCE OR COPY IT I I ALL RIGHTS RESERVED</td> <td>SHEET</td> <td></td> </tr> <tr> <td colspan="2" style="text-align: center;">CURRENT DESIGN</td> <td colspan="2" style="text-align: center;">SHEET > OF <TOTAL DESIGN SHEETS></td> </tr> </table>		SYNCH MASTER-E22		SYNCH DATE-09/02/2005		UNUSED SIGNAL ALIAS					Apple Inc.	DESIGN NUMBER	051-7863 D			REVISION	A.0.0	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FOLLOING AGREE TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		DESIGN	8 OF 110	I I NOT TO REPRODUCE OR COPY IT I I ALL RIGHTS RESERVED		SHEET		CURRENT DESIGN		SHEET > OF <TOTAL DESIGN SHEETS>	
SYNCH MASTER-E22		SYNCH DATE-09/02/2005																																		
UNUSED SIGNAL ALIAS																																				
	Apple Inc.	DESIGN NUMBER	051-7863 D																																	
		REVISION	A.0.0																																	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FOLLOING AGREE TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		DESIGN	8 OF 110																																	
I I NOT TO REPRODUCE OR COPY IT I I ALL RIGHTS RESERVED		SHEET																																		
CURRENT DESIGN		SHEET > OF <TOTAL DESIGN SHEETS>																																		
	8	7	6	5	4	3	2	1																												


SIGNAL ALIAS



PEG Slot Support




K22/K23 Use one GPIO for both ports 2&3 OC
 USB PORT 2 AND 3 (C AND D) SHARE OVER-CURRENT WITH PORT 2
 PREVIOUSLY, PORT 3 HAD IT'S OWN BUT EPI MAPS THAT TO EXPRESSCARD
 SEE RDAR://6250424






Platform Reset Connections


LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)



MCP_CPUVDD_EN WILL ASSERT AFTER MCP_PS_PWRGD IS UP




Signal Aliases		SYNC DATE-N/A
Apple Inc.	051-7863	D
A.0.0		
PAGE 9 OF 110		
SHEET		
CURRENT DESIGN SHEET		





SYNC MASTER=K22 SYNC DATE=09/02/2005

CPU FSB		
BRAND NAME	051-7863	SIZE D
REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF TO THE FOLLOWING IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
PAGE	10 OF 110	
CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>		




SYNCH MASTER-E22		SYNCH DATE-09/02/2005	
CPU TEST & MISC.			
Apple Inc.		BRANCH NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-7863	D
THE INFORMATION CONTAINED HEREIN IS THE		REVISION	A.0.0
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.		BRANCH	
THE FORERUNNER HEREIN IS THE FOLLOWING:		PAGE	11 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
IF NOT TO REPRODUCE OR COPY IT		DATE	
IF NOT TO REVEAL OR DISCLOSE IN WHOLE OR PART			
IF ALL RIGHTS ARE RESERVED			






SYNC MASTER-E22		SYNC DATE-09/02/2005	
eXtended Debug Port (XDP)			
Apple Inc.	BRAND#	051-7863	D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORSBERG AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART IN ALL RIGHTS RESERVED			SHEET 13 OF 110
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



SYNC MASTER=E22		SYNC DATE=09/02/2005	
MCP CPU Interface			
Apple Inc.		BRNDR NUMBER	SIZE
051-7863		REVISED	D
A.0.0		BRNDR	
14 OF 110		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS INFORMATION IS TO BE KEPT IN STRICTLY CONFIDENTIAL. IT IS TO BE MAINTAINED AS SUCH AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS RESERVED.			



SYNCH MASTER=E22 SYNCH DATE=09/02/2005

MCP Memory Interface


Apple Inc. 051-7863 D

NOTICE OF PROPRIETARY PROPERTY: A.0.0


THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. 15 OF 110

IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE COMPUTER, INC. SHEET

DESIGN SHEETS




SYNC MASTER=E22		SYNC DATE=09/02/2005	
MCP MEMORY CNTRL & MISC			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN TO REPRODUCE OR COPY IT WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. IS NOT TO BE REVEALED OR DISCLOSED IN WHOLE OR PART TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.		16 OF 110	
CURRENT DESIGN SHEET		TOTAL DESIGN SHEETS>	



SYNCH MASTER-R22		SYNCH DATE-09/02/2005	
MCP PCIe Interfaces			
Apple Inc.		BRANCH NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE SOLE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED		BRANCH A.0.0	PAGE 17 OF 110
CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>			

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



SYNC MASTER=E22 SYNC DATE=09/02/2005

MCP Ethernet & Graphics


Apple Inc.

051-7863 D


A.0.0

18 OF 110


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS DOCUMENT IS UNCLASSIFIED. IT IS TO BE MAINTAINED AS CONFIDENTIAL AND NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS RESERVED.



SYNC MASTER=E22		SYNC DATE=09/02/2005	
MCP PCI & LPC			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS CONFIDENTIAL I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 19 OF 110	
DESIGN SHEET		SHEET	
CURRENT DESIGN SHEET		OF <TOTAL DESIGN SHEETS>	



SYNCH MASTER-E22		SYNCH DATE-09/02/2005	
MCP SATA & USB			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS CONFIDENTIAL AND IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. IN ALL RIGHTS RESERVED.			
20 OF 110		SHEET	



SYNC MASTER=K22 SYNC DATE=09/02/2005

051-7863 D

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBES AGREES TO THE FOLLOWING:

1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


2 NOT TO REPRODUCE OR COPY IT

3 NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART

4 ALL RIGHTS RESERVED

21 OF 110


DESIGN SHEET




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


SYNC MASTER=E22		SYNC DATE=09/02/2005	
MCP Power & Ground			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE		22 OF 110	
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.		SHEET	
THIS DOCUMENT IS TO BE KEPT IN CONFIDENCE		CURRENT DESIGN SHEET	
IT IS NOT TO BE REPRODUCED OR COPIED IN		DESIGN SHEETS	
ANY MANNER WITHOUT THE WRITTEN PERMISSION		OF APPLE COMPUTER, INC.	

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=09/02/2005	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	23 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=09/02/2005	
PAGE: 1111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	24 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			



SYNC MASTER=E22 SYNC DATE=09/02/2005

MCP Standard Decoupling

Apple Inc.


051-7863 D

REVISION: A.0.0

25 OF 110

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR DISCLOSE IT IN WRIT OR ORALLY
 I ALL RIGHTS RESERVED

CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	SOM OPTION
11660004	1	RES,0.5A,402	C2610		NOX

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	SOM OPTION
11660004	1	RES,0.5A,402	C2616		NOX

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	SOM OPTION
11660004	1	RES,0.5A,402	C2641		NOX

SYNC MASTER-R22 SYNC DATE=09/02/2005

MCP Graphics Support

Apple Inc.

051-7863 D


REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

26 OF 110

CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=09/02/2005	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	27 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			



SYNCH MASTER=E22		SYNCH DATE=09/02/2005	
SB Misc			
Apple Inc.	BRANCH NUMBER	051-7863	D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBESSEE AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		BRANCH	
		SHEET	28 OF 110
CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>			

Page Notes


Power aliases required by this page:
 - PP3V3_S3_VREFMRGN
 - PP3V3_S5_VREFMRGN
 - PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - I2C_VREFDAC_SCL
 - I2C_VREFDAC_SDA
 - I2C_PCA9557D_SCL
 - I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 PRODUCTION

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TP5S1116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0149	1	RES,MTL.FILM,200,1%,0402,SM,LF	R2903	CRITICAL	VREFMRGN
116S0004	1	RES,MTL.FILM,0.5%,0402,SM,LF	R2903	CRITICAL	PRODUCTION
114S0149	1	RES,MTL.FILM,200,1%,0402,SM,LF	R2905	CRITICAL	VREFMRGN
116S0004	1	RES,MTL.FILM,0.5%,0402,SM,LF	R2905	CRITICAL	PRODUCTION
114S0149	1	RES,MTL.FILM,200,1%,0402,SM,LF	R2909	CRITICAL	VREFMRGN
116S0004	1	RES,MTL.FILM,0.5%,0402,SM,LF	R2909	CRITICAL	PRODUCTION
114S0149	1	RES,MTL.FILM,200,1%,0402,SM,LF	R2911	CRITICAL	VREFMRGN
116S0004	1	RES,MTL.FILM,0.5%,0402,SM,LF	R2911	CRITICAL	PRODUCTION

SYNC MASTER=E22 SYNC DATE=09/02/2005

FORM 116

FSB/DDR3 Vref Margining

Apple Inc.

051-7863 D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I TO NOT REPRODUCE OR COPY IT
 I TO NOT REVEAL OR DISCLOSE IT IN WHOLE OR PART
 I TO ALL RIGHTS RESERVED



FRONT SHEET

29 OF 110

CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>




SYNCH MASTER-MASTER		SYNCH DATE-N/A	
MEMORY CAPS			
Apple Inc.		BRNDR NUMBER 051-7863	SIZE D
		REVISION A.0.0	BRNDR
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER OR FOR ANY PURPOSE WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS RESERVED.			
CURRENT DESIGN SHEET		PAGE 30 OF 110	SHEET
CURRENT DESIGN SHEET		<TOTAL DESIGN SHEETS>	



Page Notes
Down aliases required by this page:
-APV15_80_MEM_A
-APV15_80_MEM_VTT_A
-APV15_80_MEM_A (2.5 - 3.3V)
Signal aliases required by this page:
-I2C_S0DD0A_SCD - All 80-pin DIMMs (on boards)
-I2C_S0DD0A_SCD - TO FACILITATE EXTERNALS WITH ALIASES
Some options provided by this page:
(NONE)

SYNC MASTER=R23	SYNC DATE=07/06/2005
DDR3 SO-DIMMs 0 & 2	
DESIGN NUMBER: 051-7863	DRAWN: A.0.0
NOTICE OF PROPRIETARY PROPERTY: THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS INFORMATION IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS TO MAINTAIN THE CONFIDENTIALITY OF THIS DOCUMENT IN CONFIDENCE AND IS NOT TO BE REPRODUCED OR COPIED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.	
PAGE: 31	OF 110
CURRENT DESIGN SHEET	



Page Notes

- Power aliases required by this page:
 - APVVS_03_MEM_B
 - APVVS_03_MEM_VTT_B
 - APVVS_03_MEM_B (2.5 - 3.3V)
- Signal aliases required by this page:
 - CLK_DDR0000_000
 - CLK_DDR0000_000 (ALL 00, 000, 000000)
 - CLK_DDR0000_000
 - CLK_DDR0000_000
- SOM options provided by this page: (NONE)

SYNCH MASTER=E22 SYNCH DATE=09/02/2005


DDR3 SO-DIMM CONNECTOR B

Apple Inc. 051-7863 D
A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS INFORMATION IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. I TO MAINTAIN THIS DOCUMENT AS CONFIDENTIAL.
DO NOT REPRODUCE OR COPY IT WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.
ALL RIGHTS RESERVED. CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>

8	7	6	5	4	3	2	1				
<p>MCP CHANNEL A DQS 0 -> DIMM A DQS 0</p> <p>MEM_A_DQS_Nc0_0 MAKE_BASE=TRUE --MEM_A_DQS_Nc0_0</p> <p>MEM_A_DQS_Pc0_0 MAKE_BASE=TRUE --MEM_A_DQS_Pc0_0</p> <p>MEM_A_DM0_0 MAKE_BASE=TRUE --MEM_A_DM0_0</p> <p>MEM_A_DQ0_7 MAKE_BASE=TRUE --MEM_A_DQ0_7</p> <p>MEM_A_DQ0_6 MAKE_BASE=TRUE --MEM_A_DQ0_6</p> <p>MEM_A_DQ0_5 MAKE_BASE=TRUE --MEM_A_DQ0_5</p> <p>MEM_A_DQ0_4 MAKE_BASE=TRUE --MEM_A_DQ0_4</p> <p>MEM_A_DQ0_3 MAKE_BASE=TRUE --MEM_A_DQ0_3</p> <p>MEM_A_DQ0_2 MAKE_BASE=TRUE --MEM_A_DQ0_2</p> <p>MEM_A_DQ0_1 MAKE_BASE=TRUE --MEM_A_DQ0_1</p> <p>MEM_A_DQ0_0 MAKE_BASE=TRUE --MEM_A_DQ0_0</p>		<p>MCP CHANNEL B DQS 0 -> DIMM B DQS 0</p> <p>MEM_B_DQS_Nc0_0 MAKE_BASE=TRUE --MEM_B_DQS_Nc0_0</p> <p>MEM_B_DQS_Pc0_0 MAKE_BASE=TRUE --MEM_B_DQS_Pc0_0</p> <p>MEM_B_DM0_0 MAKE_BASE=TRUE --MEM_B_DM0_0</p> <p>MEM_B_DQ0_7 MAKE_BASE=TRUE --MEM_B_DQ0_7</p> <p>MEM_B_DQ0_6 MAKE_BASE=TRUE --MEM_B_DQ0_6</p> <p>MEM_B_DQ0_5 MAKE_BASE=TRUE --MEM_B_DQ0_5</p> <p>MEM_B_DQ0_4 MAKE_BASE=TRUE --MEM_B_DQ0_4</p> <p>MEM_B_DQ0_3 MAKE_BASE=TRUE --MEM_B_DQ0_3</p> <p>MEM_B_DQ0_2 MAKE_BASE=TRUE --MEM_B_DQ0_2</p> <p>MEM_B_DQ0_1 MAKE_BASE=TRUE --MEM_B_DQ0_1</p> <p>MEM_B_DQ0_0 MAKE_BASE=TRUE --MEM_B_DQ0_0</p>		<p>MCP CHANNEL A DQS 1 -> DIMM A DQS 1</p> <p>MEM_A_DQS_Nc1_0 MAKE_BASE=TRUE --MEM_A_DQS_Nc1_0</p> <p>MEM_A_DQS_Pc1_0 MAKE_BASE=TRUE --MEM_A_DQS_Pc1_0</p> <p>MEM_A_DM1_0 MAKE_BASE=TRUE --MEM_A_DM1_0</p> <p>MEM_A_DQ1_7 MAKE_BASE=TRUE --MEM_A_DQ1_7</p> <p>MEM_A_DQ1_6 MAKE_BASE=TRUE --MEM_A_DQ1_6</p> <p>MEM_A_DQ1_5 MAKE_BASE=TRUE --MEM_A_DQ1_5</p> <p>MEM_A_DQ1_4 MAKE_BASE=TRUE --MEM_A_DQ1_4</p> <p>MEM_A_DQ1_3 MAKE_BASE=TRUE --MEM_A_DQ1_3</p> <p>MEM_A_DQ1_2 MAKE_BASE=TRUE --MEM_A_DQ1_2</p> <p>MEM_A_DQ1_1 MAKE_BASE=TRUE --MEM_A_DQ1_1</p> <p>MEM_A_DQ1_0 MAKE_BASE=TRUE --MEM_A_DQ1_0</p>		<p>MCP CHANNEL B DQS 1 -> DIMM B DQS 1</p> <p>MEM_B_DQS_Nc1_0 MAKE_BASE=TRUE --MEM_B_DQS_Nc1_0</p> <p>MEM_B_DQS_Pc1_0 MAKE_BASE=TRUE --MEM_B_DQS_Pc1_0</p> <p>MEM_B_DM1_0 MAKE_BASE=TRUE --MEM_B_DM1_0</p> <p>MEM_B_DQ1_7 MAKE_BASE=TRUE --MEM_B_DQ1_7</p> <p>MEM_B_DQ1_6 MAKE_BASE=TRUE --MEM_B_DQ1_6</p> <p>MEM_B_DQ1_5 MAKE_BASE=TRUE --MEM_B_DQ1_5</p> <p>MEM_B_DQ1_4 MAKE_BASE=TRUE --MEM_B_DQ1_4</p> <p>MEM_B_DQ1_3 MAKE_BASE=TRUE --MEM_B_DQ1_3</p> <p>MEM_B_DQ1_2 MAKE_BASE=TRUE --MEM_B_DQ1_2</p> <p>MEM_B_DQ1_1 MAKE_BASE=TRUE --MEM_B_DQ1_1</p> <p>MEM_B_DQ1_0 MAKE_BASE=TRUE --MEM_B_DQ1_0</p>		<p>MCP CHANNEL A DQS 2 -> DIMM A DQS 2</p> <p>MEM_A_DQS_Nc2_0 MAKE_BASE=TRUE --MEM_A_DQS_Nc2_0</p> <p>MEM_A_DQS_Pc2_0 MAKE_BASE=TRUE --MEM_A_DQS_Pc2_0</p> <p>MEM_A_DM2_0 MAKE_BASE=TRUE --MEM_A_DM2_0</p> <p>MEM_A_DQ2_7 MAKE_BASE=TRUE --MEM_A_DQ2_7</p> <p>MEM_A_DQ2_6 MAKE_BASE=TRUE --MEM_A_DQ2_6</p> <p>MEM_A_DQ2_5 MAKE_BASE=TRUE --MEM_A_DQ2_5</p> <p>MEM_A_DQ2_4 MAKE_BASE=TRUE --MEM_A_DQ2_4</p> <p>MEM_A_DQ2_3 MAKE_BASE=TRUE --MEM_A_DQ2_3</p> <p>MEM_A_DQ2_2 MAKE_BASE=TRUE --MEM_A_DQ2_2</p> <p>MEM_A_DQ2_1 MAKE_BASE=TRUE --MEM_A_DQ2_1</p> <p>MEM_A_DQ2_0 MAKE_BASE=TRUE --MEM_A_DQ2_0</p>		<p>MCP CHANNEL B DQS 2 -> DIMM B DQS 2</p> <p>MEM_B_DQS_Nc2_0 MAKE_BASE=TRUE --MEM_B_DQS_Nc2_0</p> <p>MEM_B_DQS_Pc2_0 MAKE_BASE=TRUE --MEM_B_DQS_Pc2_0</p> <p>MEM_B_DM2_0 MAKE_BASE=TRUE --MEM_B_DM2_0</p> <p>MEM_B_DQ2_7 MAKE_BASE=TRUE --MEM_B_DQ2_7</p> <p>MEM_B_DQ2_6 MAKE_BASE=TRUE --MEM_B_DQ2_6</p> <p>MEM_B_DQ2_5 MAKE_BASE=TRUE --MEM_B_DQ2_5</p> <p>MEM_B_DQ2_4 MAKE_BASE=TRUE --MEM_B_DQ2_4</p> <p>MEM_B_DQ2_3 MAKE_BASE=TRUE --MEM_B_DQ2_3</p> <p>MEM_B_DQ2_2 MAKE_BASE=TRUE --MEM_B_DQ2_2</p> <p>MEM_B_DQ2_1 MAKE_BASE=TRUE --MEM_B_DQ2_1</p> <p>MEM_B_DQ2_0 MAKE_BASE=TRUE --MEM_B_DQ2_0</p>	
<p>MCP CHANNEL A DQS 3 -> DIMM A DQS 3</p> <p>MEM_A_DQS_Nc3_0 MAKE_BASE=TRUE --MEM_A_DQS_Nc3_0</p> <p>MEM_A_DQS_Pc3_0 MAKE_BASE=TRUE --MEM_A_DQS_Pc3_0</p> <p>MEM_A_DM3_0 MAKE_BASE=TRUE --MEM_A_DM3_0</p> <p>MEM_A_DQ3_7 MAKE_BASE=TRUE --MEM_A_DQ3_7</p> <p>MEM_A_DQ3_6 MAKE_BASE=TRUE --MEM_A_DQ3_6</p> <p>MEM_A_DQ3_5 MAKE_BASE=TRUE --MEM_A_DQ3_5</p> <p>MEM_A_DQ3_4 MAKE_BASE=TRUE --MEM_A_DQ3_4</p> <p>MEM_A_DQ3_3 MAKE_BASE=TRUE --MEM_A_DQ3_3</p> <p>MEM_A_DQ3_2 MAKE_BASE=TRUE --MEM_A_DQ3_2</p> <p>MEM_A_DQ3_1 MAKE_BASE=TRUE --MEM_A_DQ3_1</p> <p>MEM_A_DQ3_0 MAKE_BASE=TRUE --MEM_A_DQ3_0</p>		<p>MCP CHANNEL B DQS 3 -> DIMM B DQS 3</p> <p>MEM_B_DQS_Nc3_0 MAKE_BASE=TRUE --MEM_B_DQS_Nc3_0</p> <p>MEM_B_DQS_Pc3_0 MAKE_BASE=TRUE --MEM_B_DQS_Pc3_0</p> <p>MEM_B_DM3_0 MAKE_BASE=TRUE --MEM_B_DM3_0</p> <p>MEM_B_DQ3_7 MAKE_BASE=TRUE --MEM_B_DQ3_7</p> <p>MEM_B_DQ3_6 MAKE_BASE=TRUE --MEM_B_DQ3_6</p> <p>MEM_B_DQ3_5 MAKE_BASE=TRUE --MEM_B_DQ3_5</p> <p>MEM_B_DQ3_4 MAKE_BASE=TRUE --MEM_B_DQ3_4</p> <p>MEM_B_DQ3_3 MAKE_BASE=TRUE --MEM_B_DQ3_3</p> <p>MEM_B_DQ3_2 MAKE_BASE=TRUE --MEM_B_DQ3_2</p> <p>MEM_B_DQ3_1 MAKE_BASE=TRUE --MEM_B_DQ3_1</p> <p>MEM_B_DQ3_0 MAKE_BASE=TRUE --MEM_B_DQ3_0</p>		<p>MCP CHANNEL A DQS 4 -> DIMM A DQS 4</p> <p>MEM_A_DQS_Nc4_0 MAKE_BASE=TRUE --MEM_A_DQS_Nc4_0</p> <p>MEM_A_DQS_Pc4_0 MAKE_BASE=TRUE --MEM_A_DQS_Pc4_0</p> <p>MEM_A_DM4_0 MAKE_BASE=TRUE --MEM_A_DM4_0</p> <p>MEM_A_DQ4_7 MAKE_BASE=TRUE --MEM_A_DQ4_7</p> <p>MEM_A_DQ4_6 MAKE_BASE=TRUE --MEM_A_DQ4_6</p> <p>MEM_A_DQ4_5 MAKE_BASE=TRUE --MEM_A_DQ4_5</p> <p>MEM_A_DQ4_4 MAKE_BASE=TRUE --MEM_A_DQ4_4</p> <p>MEM_A_DQ4_3 MAKE_BASE=TRUE --MEM_A_DQ4_3</p> <p>MEM_A_DQ4_2 MAKE_BASE=TRUE --MEM_A_DQ4_2</p> <p>MEM_A_DQ4_1 MAKE_BASE=TRUE --MEM_A_DQ4_1</p> <p>MEM_A_DQ4_0 MAKE_BASE=TRUE --MEM_A_DQ4_0</p>		<p>MCP CHANNEL B DQS 4 -> DIMM B DQS 4</p> <p>MEM_B_DQS_Nc4_0 MAKE_BASE=TRUE --MEM_B_DQS_Nc4_0</p> <p>MEM_B_DQS_Pc4_0 MAKE_BASE=TRUE --MEM_B_DQS_Pc4_0</p> <p>MEM_B_DM4_0 MAKE_BASE=TRUE --MEM_B_DM4_0</p> <p>MEM_B_DQ4_7 MAKE_BASE=TRUE --MEM_B_DQ4_7</p> <p>MEM_B_DQ4_6 MAKE_BASE=TRUE --MEM_B_DQ4_6</p> <p>MEM_B_DQ4_5 MAKE_BASE=TRUE --MEM_B_DQ4_5</p> <p>MEM_B_DQ4_4 MAKE_BASE=TRUE --MEM_B_DQ4_4</p> <p>MEM_B_DQ4_3 MAKE_BASE=TRUE --MEM_B_DQ4_3</p> <p>MEM_B_DQ4_2 MAKE_BASE=TRUE --MEM_B_DQ4_2</p> <p>MEM_B_DQ4_1 MAKE_BASE=TRUE --MEM_B_DQ4_1</p> <p>MEM_B_DQ4_0 MAKE_BASE=TRUE --MEM_B_DQ4_0</p>		<p>MCP CHANNEL A DQS 5 -> DIMM A DQS 5</p> <p>MEM_A_DQS_Nc5_0 MAKE_BASE=TRUE --MEM_A_DQS_Nc5_0</p> <p>MEM_A_DQS_Pc5_0 MAKE_BASE=TRUE --MEM_A_DQS_Pc5_0</p> <p>MEM_A_DM5_0 MAKE_BASE=TRUE --MEM_A_DM5_0</p> <p>MEM_A_DQ5_7 MAKE_BASE=TRUE --MEM_A_DQ5_7</p> <p>MEM_A_DQ5_6 MAKE_BASE=TRUE --MEM_A_DQ5_6</p> <p>MEM_A_DQ5_5 MAKE_BASE=TRUE --MEM_A_DQ5_5</p> <p>MEM_A_DQ5_4 MAKE_BASE=TRUE --MEM_A_DQ5_4</p> <p>MEM_A_DQ5_3 MAKE_BASE=TRUE --MEM_A_DQ5_3</p> <p>MEM_A_DQ5_2 MAKE_BASE=TRUE --MEM_A_DQ5_2</p> <p>MEM_A_DQ5_1 MAKE_BASE=TRUE --MEM_A_DQ5_1</p> <p>MEM_A_DQ5_0 MAKE_BASE=TRUE --MEM_A_DQ5_0</p>		<p>MCP CHANNEL B DQS 5 -> DIMM B DQS 5</p> <p>MEM_B_DQS_Nc5_0 MAKE_BASE=TRUE --MEM_B_DQS_Nc5_0</p> <p>MEM_B_DQS_Pc5_0 MAKE_BASE=TRUE --MEM_B_DQS_Pc5_0</p> <p>MEM_B_DM5_0 MAKE_BASE=TRUE --MEM_B_DM5_0</p> <p>MEM_B_DQ5_7 MAKE_BASE=TRUE --MEM_B_DQ5_7</p> <p>MEM_B_DQ5_6 MAKE_BASE=TRUE --MEM_B_DQ5_6</p> <p>MEM_B_DQ5_5 MAKE_BASE=TRUE --MEM_B_DQ5_5</p> <p>MEM_B_DQ5_4 MAKE_BASE=TRUE --MEM_B_DQ5_4</p> <p>MEM_B_DQ5_3 MAKE_BASE=TRUE --MEM_B_DQ5_3</p> <p>MEM_B_DQ5_2 MAKE_BASE=TRUE --MEM_B_DQ5_2</p> <p>MEM_B_DQ5_1 MAKE_BASE=TRUE --MEM_B_DQ5_1</p> <p>MEM_B_DQ5_0 MAKE_BASE=TRUE --MEM_B_DQ5_0</p>	
<p>MCP CHANNEL A DQS 6 -> DIMM A DQS 6</p> <p>MEM_A_DQS_Nc6_0 MAKE_BASE=TRUE --MEM_A_DQS_Nc6_0</p> <p>MEM_A_DQS_Pc6_0 MAKE_BASE=TRUE --MEM_A_DQS_Pc6_0</p> <p>MEM_A_DM6_0 MAKE_BASE=TRUE --MEM_A_DM6_0</p> <p>MEM_A_DQ6_7 MAKE_BASE=TRUE --MEM_A_DQ6_7</p> <p>MEM_A_DQ6_6 MAKE_BASE=TRUE --MEM_A_DQ6_6</p> <p>MEM_A_DQ6_5 MAKE_BASE=TRUE --MEM_A_DQ6_5</p> <p>MEM_A_DQ6_4 MAKE_BASE=TRUE --MEM_A_DQ6_4</p> <p>MEM_A_DQ6_3 MAKE_BASE=TRUE --MEM_A_DQ6_3</p> <p>MEM_A_DQ6_2 MAKE_BASE=TRUE --MEM_A_DQ6_2</p> <p>MEM_A_DQ6_1 MAKE_BASE=TRUE --MEM_A_DQ6_1</p> <p>MEM_A_DQ6_0 MAKE_BASE=TRUE --MEM_A_DQ6_0</p>		<p>MCP CHANNEL B DQS 6 -> DIMM B DQS 6</p> <p>MEM_B_DQS_Nc6_0 MAKE_BASE=TRUE --MEM_B_DQS_Nc6_0</p> <p>MEM_B_DQS_Pc6_0 MAKE_BASE=TRUE --MEM_B_DQS_Pc6_0</p> <p>MEM_B_DM6_0 MAKE_BASE=TRUE --MEM_B_DM6_0</p> <p>MEM_B_DQ6_7 MAKE_BASE=TRUE --MEM_B_DQ6_7</p> <p>MEM_B_DQ6_6 MAKE_BASE=TRUE --MEM_B_DQ6_6</p> <p>MEM_B_DQ6_5 MAKE_BASE=TRUE --MEM_B_DQ6_5</p> <p>MEM_B_DQ6_4 MAKE_BASE=TRUE --MEM_B_DQ6_4</p> <p>MEM_B_DQ6_3 MAKE_BASE=TRUE --MEM_B_DQ6_3</p> <p>MEM_B_DQ6_2 MAKE_BASE=TRUE --MEM_B_DQ6_2</p> <p>MEM_B_DQ6_1 MAKE_BASE=TRUE --MEM_B_DQ6_1</p> <p>MEM_B_DQ6_0 MAKE_BASE=TRUE --MEM_B_DQ6_0</p>		<p>MCP CHANNEL A DQS 7 -> DIMM A DQS 7</p> <p>MEM_A_DQS_Nc7_0 MAKE_BASE=TRUE --MEM_A_DQS_Nc7_0</p> <p>MEM_A_DQS_Pc7_0 MAKE_BASE=TRUE --MEM_A_DQS_Pc7_0</p> <p>MEM_A_DM7_0 MAKE_BASE=TRUE --MEM_A_DM7_0</p> <p>MEM_A_DQ7_7 MAKE_BASE=TRUE --MEM_A_DQ7_7</p> <p>MEM_A_DQ7_6 MAKE_BASE=TRUE --MEM_A_DQ7_6</p> <p>MEM_A_DQ7_5 MAKE_BASE=TRUE --MEM_A_DQ7_5</p> <p>MEM_A_DQ7_4 MAKE_BASE=TRUE --MEM_A_DQ7_4</p> <p>MEM_A_DQ7_3 MAKE_BASE=TRUE --MEM_A_DQ7_3</p> <p>MEM_A_DQ7_2 MAKE_BASE=TRUE --MEM_A_DQ7_2</p> <p>MEM_A_DQ7_1 MAKE_BASE=TRUE --MEM_A_DQ7_1</p> <p>MEM_A_DQ7_0 MAKE_BASE=TRUE --MEM_A_DQ7_0</p>		<p>MCP CHANNEL B DQS 7 -> DIMM B DQS 7</p> <p>MEM_B_DQS_Nc7_0 MAKE_BASE=TRUE --MEM_B_DQS_Nc7_0</p> <p>MEM_B_DQS_Pc7_0 MAKE_BASE=TRUE --MEM_B_DQS_Pc7_0</p> <p>MEM_B_DM7_0 MAKE_BASE=TRUE --MEM_B_DM7_0</p> <p>MEM_B_DQ7_7 MAKE_BASE=TRUE --MEM_B_DQ7_7</p> <p>MEM_B_DQ7_6 MAKE_BASE=TRUE --MEM_B_DQ7_6</p> <p>MEM_B_DQ7_5 MAKE_BASE=TRUE --MEM_B_DQ7_5</p> <p>MEM_B_DQ7_4 MAKE_BASE=TRUE --MEM_B_DQ7_4</p> <p>MEM_B_DQ7_3 MAKE_BASE=TRUE --MEM_B_DQ7_3</p> <p>MEM_B_DQ7_2 MAKE_BASE=TRUE --MEM_B_DQ7_2</p> <p>MEM_B_DQ7_1 MAKE_BASE=TRUE --MEM_B_DQ7_1</p> <p>MEM_B_DQ7_0 MAKE_BASE=TRUE --MEM_B_DQ7_0</p>					

DDR3 RESET Support




MCP MEMORY CLOCK ALIASING

MEM_A_CLK_Pc0_0	MAKE_BASE=TRUE	--MEM_A_CLK_Pc0_0
MEM_A_CLK_Nc0_0	MAKE_BASE=TRUE	--MEM_A_CLK_Nc0_0
MEM_A_CLK_Pc1_0	MAKE_BASE=TRUE	--MEM_A_CLK_Pc1_0
MEM_A_CLK_Nc1_0	MAKE_BASE=TRUE	--MEM_A_CLK_Nc1_0
MEM_A_CLK_Pc2_0	MAKE_BASE=TRUE	--MEM_A_CLK_Pc2_0
MEM_A_CLK_Nc2_0	MAKE_BASE=TRUE	--MEM_A_CLK_Nc2_0
MEM_B_CLK_Pc0_0	MAKE_BASE=TRUE	--MEM_B_CLK_Pc0_0
MEM_B_CLK_Nc0_0	MAKE_BASE=TRUE	--MEM_B_CLK_Nc0_0
MEM_B_CLK_Pc1_0	MAKE_BASE=TRUE	--MEM_B_CLK_Pc1_0
MEM_B_CLK_Nc1_0	MAKE_BASE=TRUE	--MEM_B_CLK_Nc1_0
MEM_B_CLK_Pc2_0	MAKE_BASE=TRUE	--MEM_B_CLK_Pc2_0
MEM_B_CLK_Nc2_0	MAKE_BASE=TRUE	--MEM_B_CLK_Nc2_0

MCP MEMORY TEST POINT ALIASING


TP_MEM_A_Ac15	MAKE_BASE=TRUE	--MEM_A_Ac15
TP_MEM_B_Ac15	MAKE_BASE=TRUE	--MEM_B_Ac15

SYNC MASTER-MASTER		SYNC DATE-NUM	
DDR3 SUPPORT AND BITSWAPS			
Apple Inc.		REVISION NUMBER	DATE
		051-7863	D
		PART NUMBER	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I DO NOT TO REPRODUCE OR COPY IT IN ANY MANNER OR TO DISCLOSE ITS CONTENTS TO ANY OTHER PERSON WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.			
		PAGE	33 OF 110
		DESIGN SHEETS	





SYNC MASTER=R22		SYNC DATE=05/28/2005	
PCI-E Wireless Connector			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 34 OF 110 SHEET	
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
BLANK PAGE			
	Apple Inc.	051-7863	D
NOTICE OF PROPRIETARY PROPERTY:		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		35 OF 110	
I DO NOT TO REPRODUCE OR COPY IT		SHEET	
I DO NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
I HAVE ALL RIGHTS RESERVED		OF <TOTAL DESIGN SHEETS>	

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008		
PAGE: 11111				
BLANK PAGE				
 Apple Inc.	DRAWING NUMBER	051-7863	SIZE	D
	REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
I NOT TO REPRODUCE OR COPY IT				
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART				
I V ALL RIGHTS RESERVED				
CURRENT DESIGN SHEET		PAGE	36 OF 110	
CURRENT DESIGN SHEET		SHEET		




SYNC MASTER=E22 SYNC DATE=09/02/2005


Ethernet PHY (RTL8211CL)

Apple Inc.	051-7863	D
A.0.0		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS CONFIDENTIAL AND IS TO BE MAINTAINED AS SUCH. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.





SYNC MASTER=E22		SYNC DATE=09/02/2005	
Ethernet Support			
Apple Inc.	BRNDR NUMBER	051-7863	D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IS NOT TO REPRODUCE OR COPY IT IS NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.		BRNDR	
		PAGE	38 OF 110
		SHEET	
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



SYNC MASTER-MASTER		SYNC DATE-N/A	
PART NUMBER ETHERNET CONNECTOR			
DRAWN BY Apple Inc.		REVISION 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		REVISION A.0.0	PAGE 39 OF 110
CURRENT DESIGN SHEET		TOTAL DESIGN SHEETS	


	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	40 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			




SYNC MASTER=E22		SYNC DATE=09/02/2005	
FireWire LLC/PHY (XIO2213B)			
Apple Inc.		BRNDR NUMBER	051-7863
		REVISED	D
		BRNDR	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THIS INFORMATION CONTAINED HEREIN IS THE		41 OF 110	
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.		SHEET	
IT IS NOT TO BE REPRODUCED OR COPIED IN		CURRENT DESIGN SHEET	
ANY MANNER WITHOUT THE WRITTEN PERMISSION		OF <TOTAL DESIGN SHEETS>	
OF APPLE COMPUTER, INC.			


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED. NO STUFF MEANS THAT IT IS IN BILINGUAL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.

iMacs are now one port only and have Power Code "000"


Termination
Place close to FireWire PHY



2ND & 3RD TPA/TPB PAIR UNUSED




SYNC MASTER=E22		SYNC DATE=09/02/2005	
PART NUMBER: FW: 1394B MISC			
Apple Inc.		051-7863	D
		REVISION: A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE: 42 OF 110	
THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF TO THE FOLLOWING IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 42 OF 110	
IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER OR FOR ANY PURPOSE WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.		DESIGN SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	




SYNC MASTER-K22		SYNC DATE-09/02/2005	
FIREWIRE CONNECTOR			
Apple Inc.		BRAND NUMBER	051-7863
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN TO REPRODUCE OR TO DISSEMINATE IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE COMPUTER, INC.		BRAND	43 OF 110
ALL RIGHTS RESERVED. THIS DOCUMENT IS THE PROPERTY OF APPLE COMPUTER, INC.		SHEET	43 OF 110


	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
BLANK PAGE			
	Apple Inc.	051-7863	D
NOTICE OF PROPRIETARY PROPERTY:		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		44 OF 110	
I NOT TO REPRODUCE OR COPY IT		SHEET	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
I V ALL RIGHTS RESERVED		OF <TOTAL DESIGN SHEETS>	


SATA PORT A0 FOR HDD




SATA PORT A1 FOR SLIMLINE ODD



SATA Activity LED



SYNC MASTER=E22		SYNC DATE=09/02/2005	
PAGE: 11111			
SATA Connectors			
 Apple Inc.	DRAWING NUMBER	051-7863 D	
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	PAGE
CURRENT DESIGN SHEET		45 OF 110	SHEET
CURRENT DESIGN SHEET		45 OF 110	
CURRENT DESIGN SHEET		45 OF 110	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	SER OPTION
12880238	1	330UF, TANT-POLY BULK CAP	C4602	CRITICAL	K23
12880225	1	150UF, TANT-POLY BULK CAP	C4606	CRITICAL	K22


SYNC MASTER=K22 SYNC DATE=09/02/2005

EXTERNAL USE CONNECTORS

Apple Inc. 051-7863 D
REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:
THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF TO THE FOLLOWING IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. IN ALL RIGHTS RESERVED. CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>

CAMERA CONNECTOR & FILTER




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


K37L (BLUETOOTH) CONNECTOR



SD Card Reader Board Connector




IR RECEIVER CONNECTOR






SYNC MASTER=E22		SYNC DATE=09/02/2005	
Internal USB Connections			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		PAGE: 47 OF 110 SHEET: CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	


SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	48 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMB Interrupt can be active high or low, rename net accordingly. If SMB interrupt is not used, pull up to SMC rail.

SYMC MASTER-MARKVIDEO		SYMC DATE=03/12/2005	
PAGE: 1111			
SMC			
Apple Inc.		BRAND NO	051-7863 D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	A.0.0
THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING OF THIS INFORMATION IS MADE UNDER THE FOLLOWING CONDITIONS:		PAGE	49 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.		DESIGN SHEET	
IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.		DESIGN SHEET	



SYNC MASTER-MARKVIDEO SYNC DATE=03/12/2005


Apple Inc.

051-7863 D


A.0.0

50 OF 110


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR DISCLOSE IT IN PUBLIC OR PART
 4 IN ANY MANNER
 5 IN ALL RIGHTS RESERVED



SYNC MASTER=R22		SYNC DATE=09/02/2005	
LPC+SPI Debug Connector			
DRAWN BY: Apple Inc.		051-7863	D
REVISION: A.0.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN TO REPRODUCE OR COPY IT WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. IS NOT TO BE REVEALED OR DISCLOSED IN WHOLE OR PART IN ANY MANNER TO ANY THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.			
PAGE: 51 OF 110		SHEET: 1	
CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>			



SYNCH MASTER=MASTER	SYNCH DATE=5/1
SMBus Connections	
Apple Inc.	051-7863 D
REVISION:	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS FOR THE EXCLUSIVE USE OF THE PERSONNEL OF APPLE COMPUTER, INC. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE.	
PAGE:	52 OF 110
CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>	



SCALE	COUNT
4 V/V	.0125 V/COUNT
ADC IS 10BIT 0 TO 1023	
0 TO 3.3V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR (S)	CRITICAL	BOM OPTION
10750061	1	25 MILLIOM	R5380	CRITICAL	K22_MXM
10750111	1	1.8 MILLIOM	R5380	CRITICAL	K22_MXM
13280242	1	CAP, 0.082UF,402	C5381		MMX
11600090	1	RES, 100OHM,5% 402	C5381		SU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR (S)	CRITICAL	BOM OPTION
13280080	1	CAP, 0.22UF, 6402	C5321		DEVELOPMENT
11600004	1	RES, 0-00hm, 6402	C5321		PRODUCTION

SYNC MASTER=K22 SYNC DATE=09/02/2005

051-7863 D


Apple Inc.

051-7863 D

REVISION: A.0.0

BRANCH: 53 OF 110

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.
 ALL RIGHTS RESERVED



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10480018	1	RES, 2 MILLIOM, 1206	R5400	CRITICAL	MCP_PWR_SENSE
10180414	1	RES, 0 OHM, 1206, 20MILLIOM MAX	R5400	CRITICAL	PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
15280080	1	CAP, 0.22UF, 0402	C5401		MCP_PWR_SENSE
11680004	1	RES, 0 OHM, 0402	C5401		PRODUCTION

SYNC MASTER=E22 SYNC DATE=09/02/2005

PCB=1114

MCP CURRENT AND VOLTAGE SENSE

Apple Inc.	DRAWING NUMBER 051-7863	SIZE D
	REVISION A.0.0	



NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORSBERG AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART
 I V ALL RIGHTS RESERVED

DESIGN SHEET 54 OF 110


CURRENT DESIGN SHEET 54 OF 110

REMOTE THERMAL SENSORS
HEATSINKS, AMBIENT, PANEL AND ODD


MCP & CPU T-Diode Thermal Sensor




CPU PECI DTS OPTIONS




REMOTE THERMAL SENSORS (HEATSINKS AND ODD)




HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING



SYNC MASTER=E22		SYNC DATE=09/02/2005	
Thermal Sensors			
Apple Inc.	BRAND#	051-7863	D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF TO THE FOLLOWING IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. IF ALL RIGHTS ARE RESERVED, THIS DOCUMENT IS IN FULL OR PART IF ALL RIGHTS ARE RESERVED, THIS DOCUMENT IS IN FULL OR PART			
PAGE		55 OF 110	
SHEET		DESIGN SHEET	




SYNC MASTER=K22		SYNC DATE=09/02/2005	
PART NAME: HD AND OD FAN			
DRAWING NUMBER: 051-7863		REV: D	
REVISION: A.0.0		PAGE: 56 OF 110	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF TO THE FOLLOWING IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER OR FOR ANY PURPOSE WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS RESERVED.			




SYNC MASTER-E22		SYNC DATE-09/02/2005	
CPU FAN			
	Apple Inc.	BRNDR	051-7863 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE SOLE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I TO NOT REPRODUCE OR COPY IT I TO NOT REVEAL OR DISCLOSE IT IN WHOLE OR PART I TO NOT REPRODUCE OR DISCLOSE IT IN WHOLE OR PART		REVISION	A.0.0
		PAGE	57 OF 110
		SHEET	
		CURRENT DESIGN SHEET	<TOTAL DESIGN SHEETS>


	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1


SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	58 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE TITLE			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
			A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
I NOT TO REPRODUCE OR COPY IT		59 OF 110	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART		SHEET	
I V ALL RIGHTS RESERVED		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008		
PAGE: 11111				
BLANK PAGE				
 Apple Inc.	DRAWING NUMBER	051-7863	SIZE	D
	REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
I NOT TO REPRODUCE OR COPY IT				
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART				
I V ALL RIGHTS RESERVED				
CURRENT DESIGN SHEET		PAGE	60 OF 110	
<CURRENT DESIGN SHEET>		SHEET	OF <TOTAL DESIGN SHEETS>	




MCP79 SPI Frequency Select

Frequency	SPI MOSI	SPI CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1


NOTE: MCP79 only issues 'READ' (0x03) commands not 'READ_FAST' (0x0B). Limits SPI bus frequency and part selection.
SST25VF016B max speed for READ command is 25MHz.

SYNC MASTER=E22		SYNC DATE=09/02/2005	
PAGE: 11111			
SPI ROM			
	Apple Inc.		DRAWING NUMBER 051-7863
			REVISION A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED			DRAWING 61 OF 110 SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



SYNC MASTER=E22		SYNC DATE=09/02/2005	
AUDIO: CODEC/REGULATOR			
Apple Inc.		BRAND# 051-7863	SIZE D
A.0.0		REV# 0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS TO MAINTAIN THE CONFIDENCE OF THE INFORMATION CONTAINED HEREIN. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS RESERVED.			
PAGE: 62 OF 110		SHEET: 1	

1ST ORDER DAC FILTER PLACEHOLDER




CODEC Nom SE RIN = 20K OHMS
 FC = 5 HZ Max
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS
 NET RIN = 18K OHMS

SYNC MASTER=SKIPAUDIO		SYNC DATE=04/20/2005	
AUDIO: FILTER/BUFFER			
	Apple Inc.	051-7863	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE SOLE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN TO REPRODUCE OR COPY IT WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. IT IS NOT TO BE REVEALED OR DISCLOSED IN WHOLE OR PART IN ANY MANNER TO ANY THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.		REVISION	A.0.0
		PAGE	63 OF 110
		SHEET	

TWEETER SPEAKER AMPLIFIER MAX9736B APN:353S2042


GAIN = -4.8 (20K/17.4K) TURN ON TIME: 110MS
CODEC OUT = 1.335VRMS TURN ON DELAY: 150MS
AMP VOUT = 7.355VRMS RIN = 17.4 OHMS
POUT = 6.76 W INTO 8 OHMS @ 1% THD+N PC = 19.5 HZ




SYNC MASTER-SKIPAUDIO		SYNC DATE-04/20/2005	
AUDIO: Tweeter Amp 1			
Apple Inc.	051-7863	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE EXCLUSIVE PROPERTY OF APPLE COMPUTER, INC. THE FURNISHER AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART 4 IN ALL RIGHTS RESERVED		64 OF 110	

WOOFER SPEAKER AMPLIFIER MAX9736B APN: 353S2042

GAIN = -4.8 (20K/17.4K) TURN ON TIME: 110MS
 CODEC OUT = 1.335VRMS TURN ON DELAY: 150MS
 AMP VOUT = 7.355VRMS RIN = 17.4 OHMS
 POUT = 6.76 W INTO 8 OHMS @ 1% THD+N




SYNC MASTER=SKIPAUDIO		SYNC DATE=04/20/2005	
PART NUMBER: AUDIO: Woofer Amp			
DRAWN: Apple Inc.		051-7863	D
REVISION: A.0.0		PAGE: 65 OF 110	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF TO THE FOLLOWING IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS RESERVED.			



SYNC MASTER=222 SYNC DATE=09/02/2005
Audio: MLB to I/O Conn.

Apple Inc.		REVISION: 051-7863	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF TO THE FOLLOWING IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE: 66 OF 110	
IF NOT TO REPRODUCE OR COPY IT IT IS NOT TO BE REPRODUCED OR COPIED IN WHOLE OR PART BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.		SHEET: 66 OF 110	

DESIGN SHEET # <CURRENT> OF <TOTAL> DESIGN SHEETS




SYNC MASTER=SKIPAUDIO		SYNC DATE=04/20/2005	
AUDIO: Detects/Grounding			
Apple Inc.		051-7863	D
A.0.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE EXCLUSIVE PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN TO REPRODUCE OR COPY IT IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 67 OF 110	
CURRENT DESIGN SHEET		DESIGN SHEETS	


FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D (13, B, RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13, V22, B, LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0C (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

MIKEY RECEIVER CKT


WRITE: 0X72 READ: 0X73 APN 353S2256



FLP = 8.82 KHZ
PHF = 80 HZ



SYNC MASTER=K22		SYNC DATE=09/02/2005	
PART NAME: AUDIO: Mikey			
DRAWING NUMBER: 051-7863		SIZE: D	
REVISION: A.0.0		PAGE: 68 OF 110	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR DISSEMINATE IN WHOLE OR PART 4 ALL RIGHTS RESERVED			



SYNC MASTER=E22 SYNC DATE=09/02/2005


POWER SEQUENCING BLOCK DIAGRAM

051-7863	D
A.0.0	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING OF THIS DOCUMENT IS IN WHOLE OR PART, IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.

69 OF 110

CURRENT DESIGN SHEET OF <TOTAL DESIGN SHEETS>



SYNC MASTER=E22 SYNC DATE=09/02/2005


PGOOD and Power Sequencing


Apple Inc. 051-7863 D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FOLLOING INFORMATION IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE AND IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC.

70 OF 110

CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>





SYNC MASTER=222 SYNC DATE=09/02/2005

VREG: PPVCORE S0 CPU

Apple Inc.


051-7863 D

A.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FOLLOWS ARE THE TERMS AND CONDITIONS FOR THE POSSIBLE REUSE OF THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR DISCLOSE IT IN WRIT OR ORALLY
 4 ALL RIGHTS RESERVED

72 OF 110

5V S3 REGULATOR




SYNCH MASTER-E22		SYNCH DATE-09/02/2005	
5V S3 REGULATOR			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS CONFIDENTIAL AND IS TO BE KEPT AS SUCH. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF APPLE COMPUTER, INC.			
		73	OF 110
		CURRENT DESIGN SHEET	



MCP CORE REGULATOR	
Apple Inc.	051-7863 D
A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FOLLOWING IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I DO NOT REPRODUCE OR COPY IT I DO NOT REVEAL OR DISCLOSE IT IN WHOLE OR PART I WILL NOT REPRODUCE OR COPY IT I WILL NOT REVEAL OR DISCLOSE IT IN WHOLE OR PART	
PAGE:	74 OF 110
CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>	

1.5 V DDR SUPPLY

PPDDR_S3_REG
 VOUT = 1.5V
 PEAK = 11.28A
 AVG = 6.72A



STATE	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON
S3	LO	HI	ON	ON	OFF
S5	LO	LO	OFF	OFF	OFF

SYNC MASTER=K22 SYNC DATE=09/02/2005

1.5V DDR SUPPLY

Apple Inc. 051-7863 D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART
 I V ALL RIGHTS RESERVED


75 OF 110

CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>

FSB VTT AND 3.3V S5 RAILS

INPUT POWER OF 12V S5

INPUT POWER OF 12V_S0



Vout = 1.212V for Wolfdale
6.7A MAX OUTPUT
(R7614 LIMIT)
f = 200 kHz

$V_{out} = 0.7V * (1 + R_a / R_b)$

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	NON OPTION
152E1978	1	IND,PWR,1.50W,20%,AL,250MHZ	L7610	CRITICAL	

SELECTS SWITCHING FREQUENCY

EN LDO TIED TO 12V S5 TO EN LDO FIRST & REGULATOR INTERNAL LOGIC GETS POWER
EN2 (3V3 S5) IS TIED TO VCC, TIED INTERNALLY TO PVCC
TIED EXTERNALLY TO LDO OUT, SO REGULATOR IS ENABLED
AS SOON AS LDO OUTPUT IS GOOD

EN1 (PPVTT_S0) CONTROLLED SEPARATELY

SYNC MASTER=222 SYNC DATE=09/02/2005


FSB VTT/3.3V S5 SUPPLIES


BRAND#	051-7863	SIZE	D
REV#	A.0.0	FRONT	

NOTICE OF PROPRIETARY PROPERTY:
THIS INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE FOLLOING APPLIES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART
I NOT TO REPRODUCE OR DISCLOSE IT IN ANY MANNER
I NOT TO REPRODUCE OR DISCLOSE IT IN ANY MANNER

76 OF 110
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS


	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE		PAGE	77 OF 110
SOLE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.		SHEET	
THE FOLLOWS ARE TO THE FOLLOWING:		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			




SYNCH MASTER=E22		SYNCH DATE=09/02/2005	
PAGE: 11			
S3 & S0 FETS			
Apple Inc.	BRANCH NUMBER	051-7863	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		PAGE:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDER AGREES TO THE FOLLOWING:		78 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET:	
I DO NOT REPRODUCE OR COPY IT		CURRENT DESIGN SHEET	
I DO NOT REVEAL OR DISSEMINATE IN WHOLE OR PART		78 OF 110	
I DO NOT REPRODUCE OR COPY IT		CURRENT DESIGN SHEET	
I DO NOT REVEAL OR DISSEMINATE IN WHOLE OR PART		78 OF 110	
I DO NOT REPRODUCE OR COPY IT		CURRENT DESIGN SHEET	

MCP 1.1V_S5 AUXC SUPPLY




SYNC MASTER=E22		SYNC DATE=09/02/2005	
1V1 S5 POWER SUPPLY			
DRAWN BY=		051-7863	D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE EXCLUSIVE PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS CONFIDENTIAL & TO MAINTAIN THIS DOCUMENT IN CONFIDENCE DO NOT REPRODUCE OR COPY IT WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. IN ALL RIGHTS RESERVED		PAGE 79 OF 110	
CURRENT DESIGN SHEET		SHEET	

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1


SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			
		80 OF 110	
		CURRENT DESIGN SHEET	

<TOTAL DESIGN SHEETS>


	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008		
PAGE: 1111				
BLANK PAGE				
	Apple Inc.		051-7863	D
			A.0.0	
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDER AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
I NOT TO REPRODUCE OR COPY IT				
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART				
I V ALL RIGHTS RESERVED				
CURRENT DESIGN SHEET		81 OF 110		
PAGE		SHEET		
DESIGN SHEET		OF		
TOTAL DESIGN SHEETS		>		

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	82 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE TITLE			
BLANK PAGE			
	Apple Inc.	051-7863	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		PAGE	
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.		83 OF 110	
THE FOLLOING APPLIES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		CURRENT DESIGN SHEET	
I NOT TO REPRODUCE OR COPY IT		OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			

Page Notes



Power aliases required by this page:

- PPSV3_S0_MXM
- PPSV3_S0_MXM
- PPSV3_S0_MXM_PRRSRCC

Signal aliases required by this page:
(NONE)

ROM options provided by this page:

- MXM



MXM SPEC POWER REQUIREMENTS
(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.0 A	3.3 W
5V	2.5 A	12.5 W
PWR (7-20V)	UP TO 10 A	PLATFORM DEPENDENT

SYNCH MASTER=E22 SYNCH DATE=09/02/2005

051-7863 D

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE COMPUTER, INC.
IT IS TO BE KEPT IN CONFIDENCE
AND NOT TO BE REPRODUCED OR COPIED IN
ANY MANNER WITHOUT THE WRITTEN
CONSENT OF APPLE COMPUTER, INC.

84 OF 110



CURRENT DESIGN SHEET

Page Notes


Power aliases required by this page:
 - =PP3V3_S0_MXM

Signal aliases required by this page:
 - =SMB_MXM_THERM_DATA - =PM_MXM_PGOOD_PULLUP
 - =SMB_MXM_THERM_CLK

SOM options provided by this page:




PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J7800



SYNC MASTER=E22 SYNC DATE=09/02/2005

MXM I/O

Apple Inc.	DRAWING NUMBER 051-7863	SIZE D
	REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 TO NOT REPRODUCE OR COPY IT 3 TO NOT TO REVEAL OR DISCLOSE THE IN WHOLE OR PART 4 TO NOT TO REPRODUCE OR DISCLOSE IT IN ANY MANNER 5 TO NOT TO REPRODUCE OR DISCLOSE IT IN ANY MANNER 6 TO NOT TO REPRODUCE OR DISCLOSE IT IN ANY MANNER		
SHEET 85 OF 110		SHEET 1

MXM TX CAPS

MXM RX CAPS

100	PEG R2D C N<0>	MXM C8600 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<15>	100
100	PEG R2D C P<0>	MXM C8601 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<15>	100
100	PEG R2D C P<1>	MXM C8602 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<14>	100
100	PEG R2D C N<1>	MXM C8603 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<14>	100
100	PEG R2D C N<2>	MXM C8604 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<13>	100
100	PEG R2D C P<2>	MXM C8605 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<13>	100
100	PEG R2D C N<3>	MXM C8606 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<12>	100
100	PEG R2D C P<3>	MXM C8607 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<12>	100
100	PEG R2D C N<4>	MXM C8608 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<11>	100
100	PEG R2D C P<4>	MXM C8609 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<11>	100
100	PEG R2D C N<5>	MXM C8610 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<10>	100
100	PEG R2D C P<5>	MXM C8611 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<10>	100
100	PEG R2D C N<6>	MXM C8612 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<9>	100
100	PEG R2D C P<6>	MXM C8613 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<9>	100
100	PEG R2D C N<7>	MXM C8614 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<8>	100
100	PEG R2D C P<7>	MXM C8615 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<8>	100
100	PEG R2D C N<8>	MXM C8616 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<7>	100
100	PEG R2D C P<8>	MXM C8617 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<7>	100
100	PEG R2D C N<9>	MXM C8618 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<6>	100
100	PEG R2D C P<9>	MXM C8619 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<6>	100
100	PEG R2D C N<10>	MXM C8620 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<5>	100
100	PEG R2D C P<10>	MXM C8621 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<5>	100
100	PEG R2D C P<11>	MXM C8622 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<4>	100
100	PEG R2D C N<11>	MXM C8623 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<4>	100
100	PEG R2D C N<12>	MXM C8624 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<3>	100
100	PEG R2D C P<12>	MXM C8625 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<3>	100
100	PEG R2D C N<13>	MXM C8626 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<2>	100
100	PEG R2D C P<13>	MXM C8627 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<2>	100
100	PEG R2D C N<14>	MXM C8628 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<1>	100
100	PEG R2D C P<14>	MXM C8629 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<1>	100
100	PEG R2D C N<15>	MXM C8630 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D P<0>	100
100	PEG R2D C P<15>	MXM C8631 0.1UF ₁	2 104 16V XSR 402	MXM PCIE R2D N<0>	100

100	MXM PCIE D2R P<15>	MXM C8632 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<0>	100
100	MXM PCIE D2R N<15>	MXM C8633 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<0>	100
100	MXM PCIE D2R P<14>	MXM C8634 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<1>	100
100	MXM PCIE D2R N<14>	MXM C8635 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<1>	100
100	MXM PCIE D2R P<13>	MXM C8636 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<2>	100
100	MXM PCIE D2R N<13>	MXM C8637 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<2>	100
100	MXM PCIE D2R P<12>	MXM C8638 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<3>	100
100	MXM PCIE D2R N<12>	MXM C8639 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<3>	100
100	MXM PCIE D2R P<11>	MXM C8640 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<4>	100
100	MXM PCIE D2R N<11>	MXM C8641 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<4>	100
100	MXM PCIE D2R P<10>	MXM C8642 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<5>	100
100	MXM PCIE D2R N<10>	MXM C8643 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<5>	100
100	MXM PCIE D2R P<9>	MXM C8644 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<6>	100
100	MXM PCIE D2R N<9>	MXM C8645 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<6>	100
100	MXM PCIE D2R P<8>	MXM C8646 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<7>	100
100	MXM PCIE D2R N<8>	MXM C8647 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<7>	100
100	MXM PCIE D2R P<7>	MXM C8648 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<8>	100
100	MXM PCIE D2R N<7>	MXM C8649 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<8>	100
100	MXM PCIE D2R P<6>	MXM C8650 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<9>	100
100	MXM PCIE D2R N<6>	MXM C8651 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<9>	100
100	MXM PCIE D2R P<5>	MXM C8652 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<10>	100
100	MXM PCIE D2R N<5>	MXM C8653 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<10>	100
100	MXM PCIE D2R P<4>	MXM C8654 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<11>	100
100	MXM PCIE D2R N<4>	MXM C8655 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<11>	100
100	MXM PCIE D2R P<3>	MXM C8656 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<12>	100
100	MXM PCIE D2R N<3>	MXM C8657 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<12>	100
100	MXM PCIE D2R P<2>	MXM C8658 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<13>	100
100	MXM PCIE D2R N<2>	MXM C8659 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<13>	100
100	MXM PCIE D2R P<1>	MXM C8662 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<14>	100
100	MXM PCIE D2R N<1>	MXM C8663 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<14>	100
100	MXM PCIE D2R P<0>	MXM C8660 0.1UF ₁	2 104 16V XSR 402	PEG D2R N<15>	100
100	MXM PCIE D2R N<0>	MXM C8661 0.1UF ₁	2 104 16V XSR 402	PEG D2R P<15>	100

SYNC MASTER-E22		SYNC DATE-09/02/2005	
MXM PCIE CAPS			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS RESERVED. CURRENT DESIGN SHEET			
		86 OF 110	

Page Notes

Power aliases required by this page:
- PP3V3_80_DP

Signal aliases required by this page:
(NONE)

NOM options provided by this page:
(NONE)

MCP Connections

CLK_100M_MCM_P == GPU_CLK100M_PCTE_P * 100
 CLK_100M_MCM_N == GPU_CLK100M_PCTE_N * 100
 MCM_RESET_L == PEG_RESET_L * MAKE_BASE+TRUE

Unused LVDS Interfaces

LVDS_IQ_A_CLK_P == NO LVDS IQ A CLK P
 LVDS_IQ_A_CLK_N == NO LVDS IQ A CLK N
 LVDS_IQ_A_DATA_P<0> == NO LVDS IQ A DATA P<0>
 LVDS_IQ_A_DATA_N<0> == NO LVDS IQ A DATA N<0>
 LVDS_IQ_A_DATA_P<1> == MAKE_BASE+TRUE NO_TEST+TRUE
 LVDS_IQ_A_DATA_N<1> == MAKE_BASE+TRUE NO_TEST+TRUE
 LVDS_IQ_A_DATA_P<2> == MAKE_BASE+TRUE NO_TEST+TRUE
 LVDS_IQ_A_DATA_N<2> == MAKE_BASE+TRUE NO_TEST+TRUE
 LVDS_IQ_A_DATA_P<3> == NO LVDS IQ A DATA P<3>
 LVDS_IQ_A_DATA_N<3> == NO LVDS IQ A DATA N<3>
 LVDS_IQ_B_CLK_P == NO LVDS IQ B CLK P
 LVDS_IQ_B_CLK_N == NO LVDS IQ B CLK N
 LVDS_IQ_B_DATA_P<0> == MAKE_BASE+TRUE NO_TEST+TRUE
 LVDS_IQ_B_DATA_N<0> == MAKE_BASE+TRUE NO_TEST+TRUE
 LVDS_IQ_B_DATA_P<1> == NO LVDS IQ B DATA P<1>
 LVDS_IQ_B_DATA_N<1> == NO LVDS IQ B DATA N<1>
 LVDS_IQ_B_DATA_P<2> == NO LVDS IQ B DATA P<2>
 LVDS_IQ_B_DATA_N<2> == NO LVDS IQ B DATA N<2>
 LVDS_IQ_B_DATA_P<3> == NO LVDS IQ B DATA P<3>
 LVDS_IQ_B_DATA_N<3> == MAKE_BASE+TRUE NO_TEST+TRUE
 LVDS_IQ_DDC_CLK == NO LVDS IQ DDC CLK
 LVDS_IQ_DDC_DATA == MAKE_BASE+TRUE NO_TEST+TRUE

Unused MXM Interfaces


MXM_LVDS_A_CLK_N == NO MXM LVDS A CLK N
 MXM_LVDS_A_CLK_P == MAKE_BASE+TRUE NO_TEST+TRUE
 MXM_LVDS_A_DATA_N<0> == NO MXM LVDS A DATA N<0>
 MXM_LVDS_A_DATA_P<0> == NO MXM LVDS A DATA P<0>
 MXM_LVDS_A_DATA_N<1> == MAKE_BASE+TRUE NO_TEST+TRUE
 MXM_LVDS_A_DATA_P<1> == NO MXM LVDS A DATA P<1>
 MXM_LVDS_A_DATA_N<2> == MAKE_BASE+TRUE NO_TEST+TRUE
 MXM_LVDS_A_DATA_P<2> == NO MXM LVDS A DATA P<2>
 MXM_LVDS_A_DATA_N<3> == MAKE_BASE+TRUE NO_TEST+TRUE
 MXM_LVDS_A_DATA_P<3> == NO MXM LVDS A DATA P<3>
 MXM_LVDS_B_CLK_N == NO MXM LVDS B CLK N
 MXM_LVDS_B_CLK_P == NO MXM LVDS B CLK P
 MXM_LVDS_B_DATA_N<0> == NO MXM LVDS B DATA N<0>
 MXM_LVDS_B_DATA_P<0> == MAKE_BASE+TRUE NO_TEST+TRUE
 MXM_LVDS_B_DATA_N<1> == NO MXM LVDS B DATA N<1>
 MXM_LVDS_B_DATA_P<1> == MAKE_BASE+TRUE NO_TEST+TRUE
 MXM_LVDS_B_DATA_N<2> == NO MXM LVDS B DATA N<2>
 MXM_LVDS_B_DATA_P<2> == NO MXM LVDS B DATA P<2>
 MXM_LVDS_B_DATA_N<3> == MAKE_BASE+TRUE NO_TEST+TRUE
 MXM_LVDS_B_DATA_P<3> == NO MXM LVDS B DATA P<3>

Unused MXM DP Interfaces

MXM_DP_B_MI_P<0>_3 == NO MXM DP B MI P<0>_3
 MXM_DP_B_MI_N<0>_3 == NO MXM DP B MI N<0>_3
 MXM_DP_B_AUX_P == NO MXM DP B AUX P
 MXM_DP_B_AUX_N == NO MXM DP B AUX N
 MXM_DP_B_HPD == MAKE_BASE+TRUE NO_TEST+TRUE
 MXM_DP_B_MI_P<0>_3 == NO MXM DP B MI P<0>_3
 MXM_DP_B_MI_N<0>_3 == NO MXM DP B MI N<0>_3
 MXM_DP_D_AUX_P == NO MXM DP D AUX P
 MXM_DP_D_AUX_N == NO MXM DP D AUX N
 MXM_DP_D_HPD == NO MXM DP D HPD

Unused MCP Interfaces

LVDS_IQ_BKL_ON == NO LVDS IQ BKL_ON
 LVDS_IQ_BKL_PDM == NO LVDS IQ BKL_PDM
 LVDS_IQ_PANEL_PWR == NO LVDS IQ PANEL_PWR
 MCP_HDMI_TXD_P<0>_2 == NO MCP HDMI TXD P<0>_2
 MCP_HDMI_TXD_N<0>_2 == NO MCP HDMI TXD N<0>_2
 MCP_HDMI_TXC_P == MAKE_BASE+TRUE NO_TEST+TRUE
 MCP_HDMI_TXC_N == MAKE_BASE+TRUE NO_TEST+TRUE




DP_IQ_AUX_CH_P == NO DP IQ AUX CH P
 DP_IQ_AUX_CH_N == MAKE_BASE+TRUE NO_TEST+TRUE
 DP_IQ_CA_DET == NO DP IQ CA_DET

SYNC MASTER=MARKVIDEO SYNC DATE=03/12/2005


Display: Aliases	
	Apple Inc.
051-7863	D
A.0.0	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
I NOT TO REPRODUCE OR COPY IT	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART	
I ALL RIGHTS RESERVED	
87 OF 110	
CURRENT DESIGN SHEET	

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E23 DAVE		SYNC DATE=01/05/2005	
PAGE TITLE			
BLANK PAGE			
	Apple Inc.	051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		88 OF 110	

<TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	89 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - PP12V_S0_LCD
 - PP3V3_S0_VIDEO

Signal aliases required by this page:
 (NONE)

BCM options provided by this page:
 IG, MCM, MLA_PNL_PMR, LCD_PNL_PMR

INTERNAL DP INTERFACE




BACKLIGHT CONTROL SUPPORT


guarantee backlight is
 only on when Panel has valid video
 options for GPU or MLS HW controlled backlight enable are included

buffers are multiple parts, other parts are on csa 95

SYNC MASTER-MARKVIDEO		SYNC DATE-03/12/2005	
Display: Int DP Connector			
Apple Inc.	051-7863	D	
A.0.0		REVISED	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE SOLE PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN TO REPRODUCE OR COPY IT IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS RESERVED.			
90 OF 110		SHEET	
CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>			




SYNC MASTER-MARKVIDEO SYNC DATE=03/12/2005
Display: BiDiVi Mux1
 Apple Inc. 051-7863 D
 A.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
 THE FURNISHING HEREOF TO THE FOLLOWING IS
 TO MAINTAIN THE CONFIDENCE
 IN ALL RIGHTS RESERVED. CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>
 91 OF 110




SYNC MASTER-MASTER		SYNC DATE-N/A	
BIDIVI DP MUX2			
Apple Inc.		BRNDR NUMBER 051-7863	SIZE D
		REVISION A.0.0	BRNDR
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORERUNNER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I V ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		PAGE 92 OF 110	SHEET

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE TITLE			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
			A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		PAGE	93 OF 110
		SHEET	


<TOTAL DESIGN SHEETS>



SYNC MASTER-MARKVIDEO SYNC DATE=03/12/2005
PAGE: 1/10

Display: Ext DP Connector
Apple Inc. 051-7863 D
REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THIS INFORMATION CONTAINED HEREIN IS THE
EXCLUSIVE PROPERTY OF APPLE COMPUTER, INC.
THE FOLLOWS AGREE TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART
I ALL RIGHTS RESERVED
PAGE: 94 OF 110
SHEET: 1
CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>



PANEL/BACKLIGHT CONTROL MUX

External AUX Channel and HPD Buffers & filters

DisplayPort AUDIO MUX

BiDiVi MUX Enable

AUX Bias Enable

*Some inputs listed below come up as outputs driven low under the SMC flasher Series B should prevent any issues on the inputs Outputs are OK as low by default

SMC Signals for BiDiVi


Inputs	SMC	Outputs	Default Values
R9510 VIDEO_CN	R9510 SMC_VIDEO_CN	U9524 DPMUX_VIDEO_IN_SEL	0, 0, 0, 0, 0, 0
R9540 AUXCH_P_STATE	R9540 SMC_AUXCH_P_STATE	U9500 BIDIVI_AUX_TERM_EN	0, 0, 0, 0, 0, 0
R9541 AUXCH_N_STATE	R9541 SMC_AUXCH_N_STATE	U9500 BIDIVI_PNL_PWR_EN	0, 0, 0, 0, 0, 0
R9542 SMC_DP_HPD	R9542 SMC_DP_HPD	U9500 BIDIVI_BKL_ON	0, 0, 0, 0, 0, 0
R9543 SMC_DP_HPD	R9543 SMC_DP_HPD	U9500 BIDIVI_BKL_PWM	0, 0, 0, 0, 0, 0
R9544 SMC_DP_HPD	R9544 SMC_DP_HPD	U9500 BIDIVI_AUDIO_MUX_SEL	0, 0, 0, 0, 0, 0

Display: BiDiVi Support


Apple Inc. 051-7863 D A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS DOCUMENT IS UNCLASSIFIED. DATE OF CLASSIFICATION: 05/08/92. THIS DOCUMENT IS UNCLASSIFIED. DATE OF DECLASSIFICATION: 05/08/92.


	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	96 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1


SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	97 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
I NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			


	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
PAGE: 11111			
BLANK PAGE			
	Apple Inc.	051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDER AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		98 OF 110	

<TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SYNC MASTER=E22		SYNC DATE=12/02/2008	
BLANK PAGE			
	Apple Inc.	051-7863	D
NOTICE OF PROPRIETARY PROPERTY:		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		99 OF 110	
I DO NOT TO REPRODUCE OR COPY IT		SHEET	
I DO NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
I HAVE ALL RIGHTS RESERVED		OF <TOTAL DESIGN SHEETS>	



FSB (Front-Side Bus) Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include FSB_50E, FSB_42E, FSB_DSTR_42E.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FSB_DATA, FSB_DSTR, FSB_ADDR, FSB_ADSTR, FSB_1X.

All 2x/1x/Async FSB signals with impedance requirements are 50-ohm single-ended. All 4x FSB signals with impedance requirements are 42-ohm single-ended. FSB 4X signals / groups shown in signal table on right. Signals within each 4x group should be matched within 5 ps of strobe.

FSB 2X signals / groups shown in signal table on right. Signals within each 2x group should be matched within 20 ps. ADSTRs should be matched +/- 300 ps. Spacing is 1x dielectric between ADDRs, RSQs signals, with 2x dielectric spacing to ADSTRs.

FSB 1X signals shown in signal table on right. Signals within each 1x group should be matched to CPU clock, +/-1000 mils. Design Guide recommends each strobe/signal group is routed on the same layer. Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened. SOURCE: MCP79 Interface DG (DG-03328-001_V01), Section 2.2 SOURCE: Santa Rosa Platform DG, Rev 1.9 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_50E, CPU_274E.

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_MTL, CPU_MRL, CPU_COMP, CPU_GTLREF, CPU_1TP, CPU_VCCSENSE.

MOST CPU SIGNALS WITH IMPEDANCE REQUIREMENTS ARE 50-OHM SINGLE-ENDED. Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_V01), Section 2.2 SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MCP_50E.

SOURCE: MCP79 Interface DG (DG-03328-001_V01), Section 2.2.4

FSB Clock Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK_FSB_100D.

SOURCE: MCP79 Interface DG (DG-03328-001_V01), Section 2.2.5

CPU / FSB Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Rows are organized into groups (Group 0, Group 1, Group 2, Group 3) and list various signals like FSB_D, FSB_DATA, FSB_DSTR, FSB_ADDR, FSB_ADSTR, FSB_1X, CPU_50E, CPU_274E, CPU_MTL, CPU_MRL, CPU_COMP, CPU_GTLREF, CPU_1TP, CPU_VCCSENSE, MCP_50E, CLK_FSB_100D, CPU_GTLREF0, CPU_GTLREF1, CPU_COMP<0> through CPU_COMP<3>, CPU_XDP_TDI, CPU_XDP_TRST, CPU_XDP_TRST_P, CPU_XDP_TRST_N, CPU_XDP_TRST_P, CPU_XDP_TRST_N, CPU_VCC_PEM_SENSE_P, CPU_VCC_PEM_SENSE_N, VR_CPU_VSNR_P, VR_CPU_VSNR_N.

Metadata box containing: SYNC MASTER=E22, SYNC DATE=09/02/2005, CPU/FSB Constraints, Apple Inc. logo, PART NUMBER 051-7863 D, REVISION A.0.0, SHEET 100 OF 110.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FOLLOING INFORMATION IS TO MAINTAIN THIS DOCUMENT IN CONFIDENCE. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS RESERVED. CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW SOUTH OR LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_40S_VDD, MEM_40S_VDD, MEM_70D, MEM_70D_VDD.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, HEIGHT. Rows include MEM_CLK2MEM, MEM_CTL2CTRL, MEM_CTL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DATA2DATA, MEM_DATA2MEM, MEM_DQS2MEM.

Memory Bus Spacing Group Assignments

Table with 8 columns: NET_SPACING_TYPES, NET_SPACING_TYPES, ARRA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CMD, MEM_CTL, MEM_DATA, MEM_DQS.

Table with 8 columns: NET_SPACING_TYPES, NET_SPACING_TYPES, ARRA_TYPE, SPACING_RULE_SET. Rows include MEM_CTL, MEM_DATA, MEM_CMD, MEM_DATA, MEM_CTL.

Table with 8 columns: NET_SPACING_TYPES, NET_SPACING_TYPES, ARRA_TYPE, SPACING_RULE_SET. Rows include MEM_DQS, MEM_CLK, MEM_CTL, MEM_CMD, MEM_DATA, MEM_DQS.

Need to support MEM_*-style wildcards!

DDR2: DQ signals should be matched within 20 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement. All DQS pairs should be matched within 100 ps of clocks. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps. A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 1x dielectric, DQS/CLK is 4x dielectric. DDR3: DQ signals should be matched within 5 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps. No DQS to clock matching requirement. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps. A/BA/cmd signals should be matched within 5 ps of CLK pairs. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 1x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-0328-001_VDD), Section 2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#2112), Section 6.2

MCP MEM COMP Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW SOUTH OR LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: MCP_MEM_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, HEIGHT. Row: MCP_MEM_COMP.

SOURCE: MCP79 Interface DG (DG-0328-001_VDD), Section 2.3.4

Memory Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Lists various memory nets like MEM_A_CLK_Px1..0p, MEM_A_CMD_Px1..3p, MEM_A_CTL_Px1..0p, MEM_A_CTR_Px1..0p, MEM_A_CK_Px3..0p, MEM_A_CVTx1..0p, MEM_A_Rx14..0p, MEM_A_BA_Px2..0p, MEM_A_DQS_Px1..0p, MEM_A_CMD_Px1..0p, MEM_A_WR_Px1..0p, MEM_A_DQx7..0p, MEM_A_DMSx0..0p, MEM_A_DQx15..8p, MEM_A_DMSx1..0p, MEM_A_DQx23..16p, MEM_A_DMSx2..0p, MEM_A_DQx31..24p, MEM_A_DMSx3..0p, MEM_A_DQx39..32p, MEM_A_DMSx4..0p, MEM_A_DQx47..40p, MEM_A_DMSx5..0p, MEM_A_DQx55..48p, MEM_A_DMSx6..0p, MEM_A_DQx63..56p, MEM_A_DMSx7..0p, MEM_A_DQS_Px0..0p, MEM_A_DQS_Nx0..0p, MEM_A_DQS_Px1..0p, MEM_A_DQS_Nx1..0p, MEM_A_DQS_Px2..0p, MEM_A_DQS_Nx2..0p, MEM_A_DQS_Px3..0p, MEM_A_DQS_Nx3..0p, MEM_A_DQS_Px4..0p, MEM_A_DQS_Nx4..0p, MEM_A_DQS_Px5..0p, MEM_A_DQS_Nx5..0p, MEM_A_DQS_Px6..0p, MEM_A_DQS_Nx6..0p, MEM_A_DQS_Px7..0p, MEM_A_DQS_Nx7..0p, MEM_B_CLK_Px1..0p, MEM_B_CLK_Nx1..0p, MEM_B_CLK_Px4..3p, MEM_B_CLK_Nx4..3p, MEM_B_CTRx3..0p, MEM_B_CK_Px3..0p, MEM_B_CVTx3..0p, MEM_B_Rx14..0p, MEM_B_BA_Px2..0p, MEM_B_WR_Px1..0p, MEM_B_DQx7..0p, MEM_B_DMSx0..0p, MEM_B_DQx15..8p, MEM_B_DMSx1..0p, MEM_B_DQx23..16p, MEM_B_DMSx2..0p, MEM_B_DQx31..24p, MEM_B_DMSx3..0p, MEM_B_DQx39..32p, MEM_B_DMSx4..0p, MEM_B_DQx47..40p, MEM_B_DMSx5..0p, MEM_B_DQx55..48p, MEM_B_DMSx6..0p, MEM_B_DQx63..56p, MEM_B_DMSx7..0p.

Memory Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Lists memory nets like MEM_B_DQS_Px0..0p, MEM_B_DQS_Nx0..0p, MEM_B_DQS_Px1..0p, MEM_B_DQS_Nx1..0p, MEM_B_DQS_Px2..0p, MEM_B_DQS_Nx2..0p, MEM_B_DQS_Px3..0p, MEM_B_DQS_Nx3..0p, MEM_B_DQS_Px4..0p, MEM_B_DQS_Nx4..0p, MEM_B_DQS_Px5..0p, MEM_B_DQS_Nx5..0p, MEM_B_DQS_Px6..0p, MEM_B_DQS_Nx6..0p, MEM_B_DQS_Px7..0p, MEM_B_DQS_Nx7..0p, MCP_MEM_COMP, MCP_MEM_COMP_VDD, MCP_MEM_COMP_GND.

D

D

C

C

B


B


A

A

SYNCH MASTER=E22 SYNC DATE=09/02/2005
Memory Constraints
Apple Inc. 051-7863 D
A.0.0
NOTICE OF PROPRIETARY PROPERTY:
THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FOLLOWS:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
PAGE 101 OF 110
SHEET
IF NOT TO REPRODUCE OR COPY IT
IF NOT TO REVEAL OR USE IN PUBLIC OR
IF ALL RIGHTS RESERVED
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																
D	PCI-Express																																																																																																																																																																																																																																																																							
	<table border="1"> <thead> <tr> <th>PHYSICAL_RULE_SET</th> <th>LAYER</th> <th>ALLOW SOUTH OF LAYER?</th> <th>MINIMUM LINE WIDTH</th> <th>MINIMUM NECK WIDTH</th> <th>MAXIMUM NECK LENGTH</th> <th>DIFFPAIR PRIMARY GAP</th> <th>DIFFPAIR NECK GAP</th> </tr> </thead> <tbody> <tr> <td>PCI_E_S00</td> <td>*</td> <td>+100_OHM_DIFF</td> <td>+90_OHM_DIFF</td> <td>+90_OHM_DIFF</td> <td>+90_OHM_DIFF</td> <td>+90_OHM_DIFF</td> <td>+90_OHM_DIFF</td> </tr> <tr> <td>CLK_PCI_E_100S</td> <td>*</td> <td>+100_OHM_DIFF</td> <td>+100_OHM_DIFF</td> <td>+100_OHM_DIFF</td> <td>+100_OHM_DIFF</td> <td>+100_OHM_DIFF</td> <td>+100_OHM_DIFF</td> </tr> </tbody> </table>								PHYSICAL_RULE_SET	LAYER	ALLOW SOUTH OF LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	PCI_E_S00	*	+100_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	CLK_PCI_E_100S	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF																																																																																																																																																																																																																																								
	PHYSICAL_RULE_SET	LAYER	ALLOW SOUTH OF LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																
	PCI_E_S00	*	+100_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF																																																																																																																																																																																																																																																																
	CLK_PCI_E_100S	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF																																																																																																																																																																																																																																																																
	<table border="1"> <thead> <tr> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> </tr> </thead> <tbody> <tr> <td>PCI_E</td> <td>*</td> <td>+3X_DIELECTRIC</td> <td>?</td> <td>PCI_E</td> <td>TOP_BOTTOM</td> <td>+4X_DIELECTRIC</td> <td>?</td> </tr> <tr> <td>CLK_PCI_E</td> <td>*</td> <td>0.5 MM</td> <td>?</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>MCP_PEX_COMP</td> <td>*</td> <td>0.2 MM</td> <td>?</td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	PCI_E	*	+3X_DIELECTRIC	?	PCI_E	TOP_BOTTOM	+4X_DIELECTRIC	?	CLK_PCI_E	*	0.5 MM	?					MCP_PEX_COMP	*	0.2 MM	?																																																																																																																																																																																																																																				
	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																
	PCI_E	*	+3X_DIELECTRIC	?	PCI_E	TOP_BOTTOM	+4X_DIELECTRIC	?																																																																																																																																																																																																																																																																
	CLK_PCI_E	*	0.5 MM	?																																																																																																																																																																																																																																																																				
	MCP_PEX_COMP	*	0.2 MM	?																																																																																																																																																																																																																																																																				
SATA Interface Constraints																																																																																																																																																																																																																																																																								
<table border="1"> <thead> <tr> <th>PHYSICAL_RULE_SET</th> <th>LAYER</th> <th>ALLOW SOUTH OF LAYER?</th> <th>MINIMUM LINE WIDTH</th> <th>MINIMUM NECK WIDTH</th> <th>MAXIMUM NECK LENGTH</th> <th>DIFFPAIR PRIMARY GAP</th> <th>DIFFPAIR NECK GAP</th> </tr> </thead> <tbody> <tr> <td>SATA_100S</td> <td>*</td> <td>+100_OHM_DIFF</td> <td>+100_OHM_DIFF</td> <td>+100_OHM_DIFF</td> <td>+100_OHM_DIFF</td> <td>+100_OHM_DIFF</td> <td>+100_OHM_DIFF</td> </tr> </tbody> </table>								PHYSICAL_RULE_SET	LAYER	ALLOW SOUTH OF LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	SATA_100S	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF																																																																																																																																																																																																																																																	
PHYSICAL_RULE_SET	LAYER	ALLOW SOUTH OF LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																	
SATA_100S	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF																																																																																																																																																																																																																																																																	
<table border="1"> <thead> <tr> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> <th>SPACING_RULE_SET</th> <th>LAYER</th> <th>LINE-TO-LINE SPACING</th> <th>WEIGHT</th> </tr> </thead> <tbody> <tr> <td>SATA</td> <td>*</td> <td>+4X_DIELECTRIC</td> <td>?</td> <td>SATA</td> <td>TOP_BOTTOM</td> <td>+3X_DIELECTRIC</td> <td>?</td> </tr> <tr> <td>SATA_TERM</td> <td>*</td> <td>0.2 MM</td> <td>?</td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>								SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SATA	*	+4X_DIELECTRIC	?	SATA	TOP_BOTTOM	+3X_DIELECTRIC	?	SATA_TERM	*	0.2 MM	?																																																																																																																																																																																																																																													
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																	
SATA	*	+4X_DIELECTRIC	?	SATA	TOP_BOTTOM	+3X_DIELECTRIC	?																																																																																																																																																																																																																																																																	
SATA_TERM	*	0.2 MM	?																																																																																																																																																																																																																																																																					
SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Section 2.7.1.																																																																																																																																																																																																																																																																								
C	<table border="1"> <thead> <tr> <th>ELECTRICAL_CONSTRAINT_SET</th> <th>PHYSICAL</th> <th>NET_TYPE</th> <th>SPACING</th> <th></th> </tr> </thead> <tbody> <tr> <td rowspan="12">PCI_E GRAPHICS</td> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_R0D_C_P_15..._0_2</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_R0D_C_N_15..._0_2</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_D2R_P_15..._0_2</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_D2R_N_15..._0_2</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>MMX_PCI_E_R0D_P_15..._0_2</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>MMX_PCI_E_R0D_N_15..._0_2</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>MMX_PCI_E_D2R_P_15..._0_2</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>MMX_PCI_E_D2R_N_15..._0_2</td> <td>17 44</td> </tr> <tr> <td rowspan="12">PCI_E I/O</td> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_MINI_R0D_P</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_MINI_R0D_N</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_MINI_D2R_C_P</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_MINI_D2R_C_N</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_MINI_R0D_I_P</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_MINI_R0D_I_N</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_MINI_D2R_P</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_MINI_D2R_N</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_FW_R0D_P</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_FW_R0D_N</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_FW_D2R_C_P</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_FW_D2R_C_N</td> <td>17 44</td> </tr> <tr> <td rowspan="12">PCI_E REP CLOCKS</td> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>GEN_CLK100M_PCI_E_P</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>GEN_CLK100M_PCI_E_N</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_CLK100M_MINI_P</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_CLK100M_MINI_N</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_CLK100M_MINI_CON_P</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_CLK100M_MINI_CON_N</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_CLK100M_FW_P</td> <td>17 44</td> </tr> <tr> <td>PCI_E_S00</td> <td>PCI_E</td> <td>PCI_E</td> <td>PCI_E_CLK100M_FW_N</td> <td>17 44</td> </tr> <tr> <td rowspan="18">SATA</td> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_HDD_R0D_C_P</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_HDD_R0D_C_N</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_HDD_R0D_P</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_HDD_R0D_N</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_HDD_D2R_P</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_HDD_D2R_N</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_HDD_D2R_C_P</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_HDD_D2R_C_N</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_ODD_R0D_C_P</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_ODD_R0D_C_N</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_ODD_R0D_P</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_ODD_R0D_N</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_ODD_D2R_P</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_ODD_D2R_N</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_ODD_D2R_C_P</td> <td>20 45</td> </tr> <tr> <td>SATA_100S</td> <td>SATA</td> <td>SATA</td> <td>SATA_ODD_D2R_C_N</td> <td>20 45</td> </tr> <tr> <td>MCP_S00</td> <td>SATA_TERM</td> <td>SATA_TERM</td> <td>MCP_SATA_TERM</td> <td>20</td> </tr> <tr> <td rowspan="4">MISC</td> <td>MCP_S00</td> <td>MCP_PEX_COMP</td> <td>MCP_PEX_CLK_COMP</td> <td>17</td> </tr> <tr> <td>MCP_P0_COMP</td> <td>MCP_PEX_COMP</td> <td>MCP_IPFAB_R0SET</td> <td>18 26</td> </tr> <tr> <td>MCP_S00</td> <td>MCP_PEX_COMP</td> <td>MCP_IPFAB_VPROBE</td> <td>18 26</td> </tr> <tr> <td></td> <td></td> <td>PM_S1P_R3_I</td> <td>21 21</td> </tr> <tr> <td></td> <td></td> <td></td> <td>PM_S1P_R3_I</td> <td>21 21</td> </tr> </tbody> </table>								ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		PCI_E GRAPHICS	PCI_E_S00	PCI_E	PCI_E	PCI_E_R0D_C_P_15..._0_2	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_R0D_C_N_15..._0_2	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_D2R_P_15..._0_2	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_D2R_N_15..._0_2	17 44	PCI_E_S00	PCI_E	PCI_E	MMX_PCI_E_R0D_P_15..._0_2	17 44	PCI_E_S00	PCI_E	PCI_E	MMX_PCI_E_R0D_N_15..._0_2	17 44	PCI_E_S00	PCI_E	PCI_E	MMX_PCI_E_D2R_P_15..._0_2	17 44	PCI_E_S00	PCI_E	PCI_E	MMX_PCI_E_D2R_N_15..._0_2	17 44	PCI_E I/O	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_R0D_P	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_R0D_N	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_D2R_C_P	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_D2R_C_N	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_R0D_I_P	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_R0D_I_N	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_D2R_P	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_D2R_N	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_FW_R0D_P	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_FW_R0D_N	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_FW_D2R_C_P	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_FW_D2R_C_N	17 44	PCI_E REP CLOCKS	PCI_E_S00	PCI_E	PCI_E	GEN_CLK100M_PCI_E_P	17 44	PCI_E_S00	PCI_E	PCI_E	GEN_CLK100M_PCI_E_N	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_MINI_P	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_MINI_N	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_MINI_CON_P	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_MINI_CON_N	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_FW_P	17 44	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_FW_N	17 44	SATA	SATA_100S	SATA	SATA	SATA_HDD_R0D_C_P	20 45	SATA_100S	SATA	SATA	SATA_HDD_R0D_C_N	20 45	SATA_100S	SATA	SATA	SATA_HDD_R0D_P	20 45	SATA_100S	SATA	SATA	SATA_HDD_R0D_N	20 45	SATA_100S	SATA	SATA	SATA_HDD_D2R_P	20 45	SATA_100S	SATA	SATA	SATA_HDD_D2R_N	20 45	SATA_100S	SATA	SATA	SATA_HDD_D2R_C_P	20 45	SATA_100S	SATA	SATA	SATA_HDD_D2R_C_N	20 45	SATA_100S	SATA	SATA	SATA_ODD_R0D_C_P	20 45	SATA_100S	SATA	SATA	SATA_ODD_R0D_C_N	20 45	SATA_100S	SATA	SATA	SATA_ODD_R0D_P	20 45	SATA_100S	SATA	SATA	SATA_ODD_R0D_N	20 45	SATA_100S	SATA	SATA	SATA_ODD_D2R_P	20 45	SATA_100S	SATA	SATA	SATA_ODD_D2R_N	20 45	SATA_100S	SATA	SATA	SATA_ODD_D2R_C_P	20 45	SATA_100S	SATA	SATA	SATA_ODD_D2R_C_N	20 45	MCP_S00	SATA_TERM	SATA_TERM	MCP_SATA_TERM	20	MISC	MCP_S00	MCP_PEX_COMP	MCP_PEX_CLK_COMP	17	MCP_P0_COMP	MCP_PEX_COMP	MCP_IPFAB_R0SET	18 26	MCP_S00	MCP_PEX_COMP	MCP_IPFAB_VPROBE	18 26			PM_S1P_R3_I	21 21				PM_S1P_R3_I	21 21
	ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING																																																																																																																																																																																																																																																																				
	PCI_E GRAPHICS	PCI_E_S00	PCI_E	PCI_E	PCI_E_R0D_C_P_15..._0_2	17 44																																																																																																																																																																																																																																																																		
		PCI_E_S00	PCI_E	PCI_E	PCI_E_R0D_C_N_15..._0_2	17 44																																																																																																																																																																																																																																																																		
		PCI_E_S00	PCI_E	PCI_E	PCI_E_D2R_P_15..._0_2	17 44																																																																																																																																																																																																																																																																		
		PCI_E_S00	PCI_E	PCI_E	PCI_E_D2R_N_15..._0_2	17 44																																																																																																																																																																																																																																																																		
		PCI_E_S00	PCI_E	PCI_E	MMX_PCI_E_R0D_P_15..._0_2	17 44																																																																																																																																																																																																																																																																		
		PCI_E_S00	PCI_E	PCI_E	MMX_PCI_E_R0D_N_15..._0_2	17 44																																																																																																																																																																																																																																																																		
		PCI_E_S00	PCI_E	PCI_E	MMX_PCI_E_D2R_P_15..._0_2	17 44																																																																																																																																																																																																																																																																		
		PCI_E_S00	PCI_E	PCI_E	MMX_PCI_E_D2R_N_15..._0_2	17 44																																																																																																																																																																																																																																																																		
PCI_E I/O		PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_R0D_P	17 44																																																																																																																																																																																																																																																																		
		PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_R0D_N	17 44																																																																																																																																																																																																																																																																		
		PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_D2R_C_P	17 44																																																																																																																																																																																																																																																																		
		PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_D2R_C_N	17 44																																																																																																																																																																																																																																																																		
	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_R0D_I_P	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_R0D_I_N	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_D2R_P	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_MINI_D2R_N	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_FW_R0D_P	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_FW_R0D_N	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_FW_D2R_C_P	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_FW_D2R_C_N	17 44																																																																																																																																																																																																																																																																			
PCI_E REP CLOCKS	PCI_E_S00	PCI_E	PCI_E	GEN_CLK100M_PCI_E_P	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	GEN_CLK100M_PCI_E_N	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_MINI_P	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_MINI_N	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_MINI_CON_P	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_MINI_CON_N	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_FW_P	17 44																																																																																																																																																																																																																																																																			
	PCI_E_S00	PCI_E	PCI_E	PCI_E_CLK100M_FW_N	17 44																																																																																																																																																																																																																																																																			
	SATA	SATA_100S	SATA	SATA	SATA_HDD_R0D_C_P	20 45																																																																																																																																																																																																																																																																		
		SATA_100S	SATA	SATA	SATA_HDD_R0D_C_N	20 45																																																																																																																																																																																																																																																																		
		SATA_100S	SATA	SATA	SATA_HDD_R0D_P	20 45																																																																																																																																																																																																																																																																		
		SATA_100S	SATA	SATA	SATA_HDD_R0D_N	20 45																																																																																																																																																																																																																																																																		
SATA_100S		SATA	SATA	SATA_HDD_D2R_P	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_HDD_D2R_N	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_HDD_D2R_C_P	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_HDD_D2R_C_N	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_ODD_R0D_C_P	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_ODD_R0D_C_N	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_ODD_R0D_P	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_ODD_R0D_N	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_ODD_D2R_P	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_ODD_D2R_N	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_ODD_D2R_C_P	20 45																																																																																																																																																																																																																																																																			
SATA_100S		SATA	SATA	SATA_ODD_D2R_C_N	20 45																																																																																																																																																																																																																																																																			
MCP_S00		SATA_TERM	SATA_TERM	MCP_SATA_TERM	20																																																																																																																																																																																																																																																																			
MISC		MCP_S00	MCP_PEX_COMP	MCP_PEX_CLK_COMP	17																																																																																																																																																																																																																																																																			
	MCP_P0_COMP	MCP_PEX_COMP	MCP_IPFAB_R0SET	18 26																																																																																																																																																																																																																																																																				
	MCP_S00	MCP_PEX_COMP	MCP_IPFAB_VPROBE	18 26																																																																																																																																																																																																																																																																				
			PM_S1P_R3_I	21 21																																																																																																																																																																																																																																																																				
			PM_S1P_R3_I	21 21																																																																																																																																																																																																																																																																				
B																																																																																																																																																																																																																																																																								
A																																																																																																																																																																																																																																																																								

SYNCH MASTER=E22		SYNCH DATE=09/02/2005	
<p>NAME: MCP Constraints 1</p>  Apple Inc.			
BRANCH NUMBER	051-7863	SIZE	D
REVISION	A.0.0		
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>IS NOT TO REPRODUCE OR COPY IT</p> <p>IS NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART</p> <p>IN ALL RIGHTS RESERVED</p>			
BRANCH		SHEET	102 OF 110
CURRENT DESIGN SHEET		<TOTAL DESIGN SHEETS>	



PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BSTAP	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?	USB	TOP_BOTTOM	=4X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=3X_DIELECTRIC	?
MCP_HDA_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Section 2.12.1.

SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Section 2.14.

XTAL Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_MCP_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?


ELECTRICAL_CONSTRAINT_ID	PHYSICAL	SIGNAL	NET_TYPE
		PCT_RESET_I	10
		PCT_RESET_I	10
		PCT_RESET_I	10
		PCT_CLK33M_MCP_R	10
		PCT_CLK33M_MCP	10
		LPC_AD3_02	10 49 51
		LPC_AD_R3_02	10
		LPC_FRAME_I	10 49 51
		LPC_FRAME_R_I	10
		LPC_RESET_I	7 10
		LPC_CLK33M_SMC_R	7 10
		LPC_CLK33M_SMC	7 10
		LPC_CLK33M_LPCPLUS	7 10
		RM_CLK32K_SUSCK_R	7 10
		RM_CLK32K_SUSCK_F	7 10
		MCP_USB_BSTAP_GND	20
		USB_EXTN_P	20 44
		USB_EXTN_N	20 44
		USB_PORT0_P	44
		USB_PORT0_N	44
		USB_EXTB_P	20 44
		USB_EXTB_N	20 44
		USB_PORT1_P	44
		USB_PORT1_N	44
		USB_EXTC_P	20 44
		USB_EXTC_N	20 44
		USB_PORT2_P	44
		USB_PORT2_N	44
		USB_EXTD_P	20 44
		USB_EXTD_N	20 44
		USB_D_MIXED_P	44
		USB_D_MIXED_N	44
		USB_PORT3_P	44
		USB_PORT3_N	44
		USB_CAMERA_P	44
		USB_CAMERA_I	44
		USB_CAMERA_I_P	47 110
		USB_CAMERA_I_N	47 110
		USB_BT_P	20 47
		USB_BT_N	20 47
		USB_BT_I_P	47 110
		USB_BT_I_N	47 110
		USB_IE_P	20 47
		USB_IE_N	20 47
		USB_IE_I_P	47 110
		USB_IE_I_N	47 110
		USB_SDCARD_P	20 47
		USB_SDCARD_N	20 47
		USB_SDCARD_I_P	47 110
		USB_SDCARD_I_N	47 110
		SPI_CLK_R	21 41 43
		SPI_CLK	41
		SPI_MOSI_R	21 41 43
		SPI_MOSI	41
		SPI_MISO	21 41 43
		SPI_MISO_R	41
		SPI_CS0_R_I	21 41
		SPI_CS0_I	41
		HDA_BIT_CLK	21 43
		MCP_HDA_PUHLN_COMP	21
		HDA_BIT_CLK_R	21
		HDA_RESET_I	21 43
		HDA_RESET_I_I	21
		HDA_SDOOT	21 43
		HDA_SDOOT_R	21
		HDA_SINCR	21 43
		HDA_SINCR_R	21
		HDA_SQIND	21 43
		AUD_SDI_R	40
		AUD_SDI_FIN	40 44
		AUD_SDI_F_OUT	40 44
		AUD_SDI_F_CHIP	40
		MCP_CLK32M_XTALOUT	21 23
		MCP_CLK32M_XTALIN	21 23
		RTC_CLK32K_XTALOUT	21 23
		RTC_CLK32K_XTALIN	21 23

SYNCH MASTER=E22 SYNC DATE=09/02/2005

MCP Constraints 2

Apple Inc.	051-7863	D
REVISION	A.0.0	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
 THE FURNISHING HEREOF IS FOR THE USE OF THE
 ADDRESSEE ONLY AND IS NOT TO BE REPRODUCED OR
 COPIED IN ANY MANNER WITHOUT THE WRITTEN
 PERMISSION OF APPLE COMPUTER, INC. ALL RIGHTS
 RESERVED.



MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW BOUNCE OR LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
ENET_MII_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MCP0_CLK	*	=3.3_SPACING	?
ENET_MII	*	0.3 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001_V01), Sections 2.7.2 & 2.7.4

RTL8211CLGR (ETHERNET PHY) CONSTRAINTS


PHYSICAL_RULE_SET	LAYER	ALLOW BOUNCE OR LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001_V01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	MCP_MII_COMP	MCP_MII_COMP_VDD	14
	MCP_MII_COMP	MCP_MII_COMP_GND	14
	ENET_MII_555	MCP_CLK25M_BUF0_R	14 15
	ENET_MII_555	MCP_CLK25M_CRYSTAL1	17 18
	ENET_MII_555	ENET_MDIO	14 17
	ENET_MII_555	ENET_MD0	14 17
	ENET_MII_555	ENET_MDC	14 17
	ENET_MII_555	ENET_CLK125M_RXCLK	14 17
	ENET_MII_555	ENET_CLK125M_RXCLK_R	17
	ENET_MII_555	ENET_CLK125M_RXCLK_L	17
	ENET_MII_555	ENET_RXD_0x	17 17
	ENET_MII_555	ENET_RXD_R0_0	17
	ENET_MII_555	ENET_RXDc3_1_2	14 17
	ENET_MII_555	ENET_RXD_R3_1_2	17
	ENET_MII_555	ENET_RX_CTR0	17 17
	ENET_MII_555	ENET_RXCTL_R	17
	ENET_MII_555	ENET_CLK125M_TXCLK	14 17
	ENET_MII_555	ENET_TXD_0x	14 17
	ENET_MII_555	ENET_TXDc3_1_2	14 17
	ENET_MII_555	ENET_TX_CTR0	14 17
	ENET_MDI_1000	ENET_MDI_Rc3_0_2	17 17
	ENET_MDI_1000	ENET_MDI_Nc3_0_2	17 17
	ENET_MDI_1000	ENET_MDI_T Rc3_0_2	17 17
	ENET_MDI_1000	ENET_MDI_T Nc3_0_2	17 17

SYNC MASTER=E22		SYNC DATE=09/02/2005	
Ethernet Constraints			
	BRANCH NUMBER	051-7863	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FOLLOING SUBJECT OF THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IS NOT TO REPRODUCE OR COPY IT IS NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART IN ALL RIGHTS RESERVED		SHEET 104 OF 110	
CURRENT DESIGN SHEET		OF <TOTAL DESIGN SHEETS>	



FireWire Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW NOTCH OR LAYER??	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=11_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	SET_TYPE		
	PHYSICAL	SPACING	
	FW_110D	FW_TP	FW_PORTS_TPA_P 02 03
	FW_110D	FW_TP	FW_PORTS_TPA_N 02 03
	FW_110D	FW_TP	FW_PORTS_TPB_P 02 03
	FW_110D	FW_TP	FW_PORTS_TPB_N 02 03
PORT 1 & 2 NOT USED			
	FW_110D	FW_TP	FW_PO_TPA_I_P 02 03
	FW_110D	FW_TP	FW_PO_TPA_I_N 02 03
	FW_110D	FW_TP	FW_PO_TPB_I_P 02 03
	FW_110D	FW_TP	FW_PO_TPB_I_N 02 03

SYNC MASTER=K22		SYNC DATE=09/02/2005	
FireWire Constraints			
	Apple Inc.	DRAWING NUMBER	051-7863
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORERUNNER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		BRANCH	
		PAGE	105 OF 110
		SHEET	
CURRENT DESIGN SHEET OF <TOTAL DESIGN SHEETS>			



SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW NOTCH OR LAYERS	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_556	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD

SPACING_RULE_SET	LAYER	LINK-TO-LINE SPACING	WEIGHT
SMB	*	+2x_DIELECTRIC	?

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	SET_TYPE			
	PHYSICAL	SPACING		
	SMB_556	SMB	SMBUS_SMC_A_83_SGT	03
	SMB_556	SMB	SMBUS_SMC_A_83_SDA	03
	SMB_556	SMB	SMBUS_SMC_B_80_SGT	03
	SMB_556	SMB	SMBUS_SMC_B_80_SDA	03
	SMB_556	SMB	SMBUS_SMC_C_80_SGT	03
	SMB_556	SMB	SMBUS_SMC_C_80_SDA	03
	SMB_556	SMB	SMBUS_SMC_B8A_SGT	03
	SMB_556	SMB	SMBUS_SMC_B8A_SDA	03
	SMB_556	SMB	SMBUS_SMC_MGMT_SGT	03 104
	SMB_556	SMB	SMBUS_SMC_MGMT_SDA	03 104
	SMB_556	SMB	SMBUS_SMC_MGMT_SGT	03 104
	SMB_556	SMB	SMBUS_SMC_MGMT_SDA	03 104
	SMB_556	SMB	SMBUS_MCP_0_CLK	11 21 03
	SMB_556	SMB	SMBUS_MCP_0_DATA	11 21 03

SYNC MASTER=E22		SYNC DATE=09/02/2005	
PAGE: 1 TITLE: SMC Constraints			
	BRNDR: Apple Inc.	051-7863	D
	REVISION: A.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRNDR: PAGE: 106 OF 110 SHEET:	
CURRENT DESIGN SHEET		OF <TOTAL DESIGN SHEETS>	

Digital Video Signal Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_1000	*	+100_OHM_DIFF	=100_OHM_DIFF	0.08MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	0.5 MM	0.5 MM	=STANDARD	=STANDARD	=STANDARD


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	+4x_DIELECTRIC	?

NET_SPACING_TTYPE1	NET_SPACING_TTYPE2	AREA_TTYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	3:1_SPACING
DISPLAYPORT	POWER	*	PWR_P2MM
DISPLAYPORT	GRD	*	GRD_P2MM

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Sections 2.5.3 & 2.5.4.

ELECTRICAL_CONSTRAINT_SET ASSIGNED IN CONT. MGR.	NET_TTYPE			
	PHYSICAL	SPACING		
DP_1000	DISSLAVOUSE	MMX_DP_A_MI_Px3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_A_MI_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_A_MI_C_Px3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_A_MI_C_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_A_MI_BO_Px3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_A_MI_BO_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_A_AUX_P	??	??
DP_1000	DISSLAVOUSE	MMX_DP_A_AUX_N	??	??
DP_1000	DISSLAVOUSE	MMX_DP_A_AUX_C_P	??	??
DP_1000	DISSLAVOUSE	MMX_DP_A_AUX_C_N	??	??
DP_1000	DISSLAVOUSE	DP_EXT_LINK_Px3_0a	??	??
DP_1000	DISSLAVOUSE	DP_EXT_LINK_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	DP_EXT_LINK_C_Px3_0a	??	??
DP_1000	DISSLAVOUSE	DP_EXT_LINK_C_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	DP_EXT_AUXCH_P	??	??
DP_1000	DISSLAVOUSE	DP_EXT_AUXCH_N	??	??
DP_1000	DISSLAVOUSE	DP_INT_CONN_Px3_0a	??	??
DP_1000	DISSLAVOUSE	DP_INT_CONN_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_C_MI_Px3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_C_MI_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_C_MI_C_Px3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_C_MI_C_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	MMX_DP_C_AUX_P	??	??
DP_1000	DISSLAVOUSE	MMX_DP_C_AUX_N	??	??
DP_1000	DISSLAVOUSE	MMX_DP_C_AUX_C_P	??	??
DP_1000	DISSLAVOUSE	MMX_DP_C_AUX_C_N	??	??
DP_1000	DISSLAVOUSE	DP_INT_LINK_Px3_0a	??	??
DP_1000	DISSLAVOUSE	DP_INT_LINK_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	DP_INT_LINK_CONN_Px3_0a	??	??
DP_1000	DISSLAVOUSE	DP_INT_LINK_CONN_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	DP_INT_AUXCH_P	??	??
DP_1000	DISSLAVOUSE	DP_INT_AUXCH_N	??	??
DP_1000	DISSLAVOUSE	DP_MTX_Px3_0a	??	??
DP_1000	DISSLAVOUSE	DP_MTX_Nx3_0a	??	??
DP_1000	DISSLAVOUSE	DP_MTX_AUXCH_P	??	??
DP_1000	DISSLAVOUSE	DP_MTX_AUXCH_N	??	??
DP_1000	DISSLAVOUSE	DP_TX_BO_AUXCH_P	??	??
DP_1000	DISSLAVOUSE	DP_TX_BO_AUXCH_N	??	??
DP_1000	DISSLAVOUSE	DP_TX_BO_AUXCH_C_P	??	??
DP_1000	DISSLAVOUSE	DP_TX_BO_AUXCH_C_N	??	??
DP_1000	DISSLAVOUSE	DP_TX_BO_AUXCH_C_P	??	??
DP_1000	DISSLAVOUSE	DP_TX_BO_AUXCH_C_N	??	??
MCP_DV_COMP		MCP_HDMI_RSRT	??	??
MCP_DV_COMP		MCP_HDMI_VPROBE	??	??

SYMC MASTER-MASTER		SYMC DATE-N/A	
Graphics Constraints			
	Apple Inc.	BRANCH NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORSBEARER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		BRANCH	
		SHEET	107 OF 110
CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>			



SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PWR_P2MM	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR_P2MM	*	PWR_P2MM
MEM_CMD	PWR_P2MM	*	PWR_P2MM
MEM_CTL	PWR_P2MM	*	PWR_P2MM
MEM_DATA	PWR_P2MM	*	PWR_P2MM
MEM_DQS	PWR_P2MM	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
PWR_DATA	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
AUDIO	*	*	AUDIO

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_450	TOP	OVERRIDE	OVERRIDE	0.1 MM	400 MIL	OVERRIDE	OVERRIDE
MEM_450_VDD	TOP	OVERRIDE	OVERRIDE	0.1 MM	400 MIL	OVERRIDE	OVERRIDE
MEM_700	TOP	OVERRIDE	OVERRIDE	0.1 MM	400 MIL	OVERRIDE	OVERRIDE
PCIE_900	TOP	OVERRIDE	OVERRIDE	OVERRIDE	500 MIL	OVERRIDE	OVERRIDE
USB_900	TOP	OVERRIDE	OVERRIDE	OVERRIDE	500 MIL	OVERRIDE	OVERRIDE
MCP_PV_COMP	TOP	OVERRIDE	OVERRIDE	0.1 MM	500 MIL	OVERRIDE	OVERRIDE
MCP_MEM_COMP	TOP	OVERRIDE	OVERRIDE	0.1 MM	500 MIL	OVERRIDE	OVERRIDE
MCP_M11_COMP	TOP	OVERRIDE	OVERRIDE	0.1 MM	500 MIL	OVERRIDE	OVERRIDE
MCP_USB_RETAG	TOP	OVERRIDE	OVERRIDE	0.1 MM	500 MIL	OVERRIDE	OVERRIDE
MCP_PV_COMP	OVERRIDE	OVERRIDE	OVERRIDE	0.25 MM	250 MIL	OVERRIDE	OVERRIDE
CPU_2745	BOTTOM	OVERRIDE	OVERRIDE	0.21 MM	100 MIL	OVERRIDE	OVERRIDE

K50/K51 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE
	SWITCHNODE	-PDIV5_03_MM_A
	SWITCHNODE	-PDIV5_03_MM_B
	SWITCHNODE	VR_CPU_0M1
	SWITCHNODE	VR_CPU_0M2
	SWITCHNODE	VR_CPU_0M3
	SWITCHNODE	VR_0M
	SWITCHNODE	1V1SS_0M
	SWITCHNODE	PV1T00_PHASE
	SWITCHNODE	1V1SS_0M
	SWITCHNODE	5V03_0M
	SWITCHNODE	MCP00R00_PHASE
	THERM_DIFF	SNS_T_D04_D06
	THERM_DIFF	SNS_T_D04_D05
	THERM_DIFF	SNS_T_D02_D03
	THERM_DIFF	SNS_T_P04_D03
	THERM_DIFF	CPU_THERM0_P
	THERM_DIFF	CPU_THERM0_N
	THERM_DIFF	SNS_T_P04_D05
	THERM_DIFF	SNS_T_P04_D06
	THERM_DIFF	MCP_THERM00R_P
	THERM_DIFF	MCP_THERM00R_N
	THERM_DIFF	MMX_P00R00C_SENSOR_P
	THERM_DIFF	MMX_P00R00C_SENSOR_N
	THERM_DIFF	SENSE_IVS_00_P
	THERM_DIFF	SENSE_IVS_00_N
	THERM_DIFF	SNS_LCD_P
	THERM_DIFF	SNS_LCD_N
	THERM_DIFF	SNS_C0D_P
	THERM_DIFF	SNS_C0D_N
	THERM_DIFF	SNS_CPU_H_P
	THERM_DIFF	SNS_CPU_H_N
	THERM_DIFF	SNS_MCP_P
	THERM_DIFF	SNS_MCP_N
	THERM_DIFF	SNS_0M0_P
	THERM_DIFF	SNS_0M0_N
	THERM_DIFF	SNS_M0M_P
	THERM_DIFF	SNS_M0M_N
	THERM_DIFF	VR_CPU_I0EN01_P
	THERM_DIFF	VR_CPU_I0EN01_N
	THERM_DIFF	VR_CPU_I0EN01_R_P
	THERM_DIFF	VR_CPU_I0EN01_R_N
	THERM_DIFF	VR_CPU_I0EN02_P
	THERM_DIFF	VR_CPU_I0EN02_N
	THERM_DIFF	VR_CPU_I0EN02_R_P
	THERM_DIFF	VR_CPU_I0EN02_R_N
	THERM_DIFF	VR_CPU_I0EN03_P
	THERM_DIFF	VR_CPU_I0EN03_N
	THERM_DIFF	VR_CPU_I0EN03_R_P
	THERM_DIFF	VR_CPU_I0EN03_R_N
	THERM_DIFF	SNC_CPU_I0EN00R
	THERM_DIFF	VR_CPU_I0CT0
	THERM_DIFF	VR_I0EN0_CPU_P
	THERM_DIFF	VR_I0EN0_CPU_N
	THERM_DIFF	SNS_P0_CPU_I0EN0
	THERM_DIFF	SNC_CPU_V0EN00R
	THERM_DIFF	CPU_V0C_R0EN0
	THERM_DIFF	SNC_CPU_V0EN00R
	THERM_DIFF	SNC_CPU_I0EN00R
	THERM_DIFF	SNC_IVS_00_I0EN00R
	THERM_DIFF	SNC_IVS_00_I0EN00R_R
	THERM_DIFF	SNC_IVS_00_V0EN00R
	THERM_DIFF	SNC_M0M_I0EN00R_I0EN00R
	THERM_DIFF	SNC_M0M_I0EN00R_V0EN00R
	THERM_DIFF	MCP00R000_IV0M0
	THERM_DIFF	CPU_P0CT0_I
	THERM_DIFF	SNS_P0CT0_I
	THERM_DIFF	CPU_P0CT0_MCP
	THERM_DIFF	H0D_C0B_TEMP_F0I0T
	THERM_DIFF	H0D_C0B_TEMP
	THERM_DIFF	H0D_C0B_TEMP_R_P
	THERM_DIFF	SNC_H0D_C0B_TEMP

SYNC MASTER=K22 SYNC DATE=09/02/2005

K22/K23 SPECIFIC CONSTRAINTS

BRAND	Apple Inc.
PROJECT	051-7863 D
REV	A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

K50/K51 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL. OF MM)	ALLIANCE VERSION
TOP, 1L2, 1L3, 1L4, 1L5, 1L6, 1L7, BOTTOM	NO_TYPE, BGA_P100	MM	15.0.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50.00MIL	=50.00MIL	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2704_OHM_SE	TOP, BOTTOM	Y	0.300 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
2704_OHM_SE	*	Y	0.275 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	Y	0.15 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	TOP, BOTTOM	Y	0.151 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	*	Y	0.134 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.1 MM	0.085 MM	15 MM	=STANDARD	=STANDARD
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	1L3, 1L4	Y	0.155 MM	0.085 MM	=STANDARD	0.155 MM	0.1 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	1L3, 1L4	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	1L3, 1L4	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.085 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
111_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.400 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	*	POWER_WIDTH
VR_CTL_PHY	*	POWER_WIDTH

CONSTRAINTS ARE BASED ON MCP79 DESIGN GUIDE DG-03328-001 V06
PCI, LPC, SMB, HDA, SPI, RGMII, SMBUS ARE ROUTED AS 55 OHM SE SIGNALS

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5_1_SPACING	*	0.15 MM	?
2_1_X_SPACING	*	0.2 MM	?
2.5_1_1_SPACING	*	0.25 MM	?
3_1_1_SPACING	*	0.3 MM	?
4_1_1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
SMB_P200	*	0.2 MM	1000
PWR_P200	*	0.2 MM	1000
SWITCHNODE	*	0.4 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P100	*	=DEFAULT	?
BGA_P200	*	0.2 MM	?
BGA_P300	*	0.3 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P100	BGA_P100
MEM_CLK	*	BGA_P100	BGA_P200
CLK_F20	*	BGA_P100	BGA_P200
CLK_P20	*	BGA_P100	BGA_P100
P20_D020	P20_D020	BGA_P100	BGA_P100
CLK_LPC	*	BGA_P100	BGA_P100
CLK_LPC	*	BGA_P100	BGA_P100

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MCP_F20_COMP	*	BGA_P100	BGA_P200
MCP_M20_COMP	*	BGA_P100	BGA_P200
MCP_F20_COMP	*	BGA_P100	BGA_P200

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.150 MM	?
2X_DIELECTRIC	TOP, BOTTOM	0.150 MM	?
3X_DIELECTRIC	*	0.220 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.240 MM	?
4X_DIELECTRIC	*	0.300 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.320 MM	?
5X_DIELECTRIC	*	0.380 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.400 MM	?


SYNC MASTER=K22 SYNC DATE=09/02/2005

K22/K23 RULE DEFINITIONS

Apple Inc.	051-7863	D
REVISION	A.0.0	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FURNISHING HEREOF IS SUBJECT TO THE FOLLOWING:
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
2. NOT TO REPRODUCE OR COPY IT
3. NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART
4. ALL RIGHTS RESERVED



SYNC MASTER=K22		SYNC DATE=09/02/2009	
K22/K23 ICT/FCT			
 Apple Inc.	PRINTED NUMBER	051-7863	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORBIDDEN ABOVE TO THE FOLLOWING:		110 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET > OF <TOTAL DESIGN SHEETS>			