

# K23

REV	ECN	DESCRIPTION OF REVISION	CR APPD	DATE
A	0000774489	PRODUCTION RELEASED		2009-08-20


1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

LAST\_MODIFIED=Wed Sep 2 16:45:56 2009


Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	MASTER	N/A
2	2	System Block Diagram	K22	09/02/2009
3	3	Power Block Diagram	K22	09/02/2009
4	4	BOM Configuration	MASTER	N/A
5	6	Power Conn / Alias	MASTER	N/A
6	7	Holes	MASTER	N/A
7	8	UNUSED SIGNAL ALIAS	K22	09/02/2009
8	9	Signal Aliases	MASTER	N/A
9	10	CPU FSB	K22	09/02/2009
10	11	CPU TEST & MISC.	K22	09/02/2009
11	12	CPU POWER, GND, DECAPS	K22	09/02/2009
12	13	eXtended Debug Port (XDP)	K22	09/02/2009
13	14	MCP CPU Interface	K22	09/02/2009
14	15	MCP Memory Interface	K22	09/02/2009
15	16	MCP MEMORY CNTRL & MISC	K22	09/02/2009
16	17	MCP PCIe Interfaces	K22	09/02/2009
17	18	MCP Ethernet & Graphics	K22	09/02/2009
18	19	MCP PCI & LPC	K22	09/02/2009
19	20	MCP SATA & USB	K22	09/02/2009
20	21	MCP HDA & MISC	K22	09/02/2009
21	22	MCP Power & Ground	K22	09/02/2009
22	25	MCP Standard Decoupling	K22	09/02/2009
23	26	MCP Graphics Support	K22	09/02/2009
24	28	SB Misc	K22	09/02/2009
25	29	FSB/DDR3 Vref Margining	K22	09/02/2009
26	30	MEMORY CAPS	MASTER	N/A
27	31	DDR3 SO-DIMMs 0 & 2	K22	07/06/2009
28	32	DDR3 SO-DIMM CONNECTOR B	K22	09/02/2009
29	33	DDR3 SUPPORT AND BITSWAPS	MASTER	N/A
30	34	PCI-E Wireless Connector	K22	05/28/2009
31	37	Ethernet PHY (RTL8211CL)	K22	09/02/2009
32	38	Ethernet Support	K22	09/02/2009
33	39	ETHERNET CONNECTOR	MASTER	N/A
34	41	FireWire LLC/PHY (XIO2213B)	K22	09/02/2009
35	42	FW: 1394B MISC	K22	09/02/2009
36	43	FIREWIRE CONNECTOR	K22	09/02/2009
37	45	SATA Connectors	K22	09/02/2009
38	46	EXTERNAL USB CONNECTORS	K22	09/02/2009
39	47	Internal USB Connections	K22	09/02/2009
40	49	SMC	MARKVIDEO	03/12/2009
41	50	SMC Support	MARKVIDEO	03/12/2009
42	51	LPC+SPI Debug Connector	K22	09/02/2009
43	52	SMBus Connections	MASTER	N/A
44	53	CPU/MXM CURRENT AND VOLTAGE SENSE	K22	09/02/2009
45	54	MCP CURRENT AND VOLTAGE SENSE	K22	09/02/2009

Page	(.csa)	Contents	Sync	Date
46	55	Thermal Sensors	K22	09/02/2009
47	56	HD AND OD FAN	K22	09/02/2009
48	57	CPU FAN	K22	09/02/2009
49	61	SPI ROM	K22	09/02/2009
50	62	AUDIO: CODEC/REGULATOR	K22	09/02/2009
51	63	AUDIO: FILTER/BUFFER	SKIPAUDIO	04/20/2009
52	64	AUDIO: Tweeter Amp 1	SKIPAUDIO	04/20/2009
53	65	AUDIO: Woofer Amp	SKIPAUDIO	04/20/2009
54	66	Audio: MLB to I/O Conn.	K22	09/02/2009
55	67	AUDIO: Detects/Grounding	SKIPAUDIO	04/20/2009
56	68	AUDIO: Mikey	K22	09/02/2009
57	69	POWER SEQUENCING BLOCK DIAGRAM	K22	09/02/2009
58	70	PGOOD and Power Sequencing	K22	09/02/2009
59	71	VREG: PPVCORE_S0_CPU	K22	09/02/2009
60	72	VREG: PPVCORE_S0_CPU	K22	09/02/2009
61	73	5V_S3 REGULATOR	K22	09/02/2009
62	74	MCP CORE REGULATOR	K22	09/02/2009
63	75	1.5V DDR SUPPLY	K22	09/02/2009
64	76	FSB VTT/3.3V S5 SUPPLIES	K22	09/02/2009
65	78	S3 & S0 FETs	K22	09/02/2009
66	79	1V1 S5 POWER SUPPLY	K22	09/02/2009
67	84	MXM PCIe, DP & Power	K22	09/02/2009
68	85	MXM I/O	K22	09/02/2009
69	86	MXM PCIE CAPS	K22	09/02/2009
70	87	Display: Aliases	MARKVIDEO	03/12/2009
71	90	Display: Int DP Connector	MARKVIDEO	03/12/2009
72	91	Display: BiDiVi Mux1	MARKVIDEO	03/12/2009
73	92	BIDIVI DP MUX2	MASTER	N/A
74	94	Display: Ext DP Connector	MARKVIDEO	03/12/2009
75	95	Display: BiDiVi Support	MARKVIDEO	03/12/2009
76	100	CPU/FSB Constraints	K22	09/02/2009
77	101	Memory Constraints	K22	09/02/2009
78	102	MCP Constraints 1	K22	09/02/2009
79	103	MCP Constraints 2	K22	09/02/2009
80	104	Ethernet Constraints	K22	09/02/2009
81	105	FireWire Constraints	K22	09/02/2009
82	106	SMC Constraints	K22	09/02/2009
83	107	Graphics Constraints	MASTER	N/A
84	108	K22/K23 SPECIFIC CONSTRAINTS	K22	09/02/2009
85	109	K22/K23 RULE DEFINITIONS	K22	09/02/2009
86	110	K22/K23 ICT/FCT	K22	09/02/2009

DRAWING TITLE		SCH, K23, MLB	
Apple Inc.	DRAWING NUMBER	051-7863	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 110	
IV ALL RIGHTS RESERVED.			



SYNC MASTER=K22		SYNC DATE=09/02/2009	
<b>System Block Diagram</b>			
Apple Inc.		DRAWING NUMBER <b>051-7863</b>	SHEET <b>D</b>
		REVISION <b>A.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			PAGE <b>2 OF 110</b>
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



PAGE TITLE		SYNC DATE=09/02/2009	
<b>Power Block Diagram</b>			
Apple Inc.		DRAWING NUMBER <b>051-7863</b>	SIZE <b>D</b>
		REVISION <b>A.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH 	PAGE <b>3 OF 110</b>
		SHEET <b>&lt;CURRENT DESIGN SHEET&gt; OF &lt;TOTAL DESIGN SHEETS&gt;</b>	

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9879	PCBA,MLB,BETTER,K23	K23,2P80GHZ_CPU,BASIC,MXM,K23_MXM
639-0394	PCBA,MLB,2.80 GHZ-2M,K23	K23,2P80GHZ_2M_CPU,BASIC,MXM,K23_MXM
639-0185	PCBA,MLB,2.93 GHZ,K23	K23,2P93GHZ_CPU,BASIC,MXM,K23_MXM
630-9983	PCBA,MLB,BEST,K23	K23,3P0GHZ_CPU,BASIC,MXM,K23_MXM
639-0509	PCBA,MLB,3.06 GHZ,K23	K23,3P06GHZ_CPU,BASIC,MXM,K23_MXM
639-0109	PCBA,MLB,3.16 GHZ,K23(INVESTIGATION)	K23,3P16GHZ_CPU,BASIC,MXM,K23_MXM
630-9880	PCBA,MLB,ULTIMATE,K23	K23,3P33GHZ_CPU,BASIC,MXM,K23_MXM
607-4427	PCBA,MLB,DEV,K23	DEVELOPMENT,DEV_GROUP

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0731	1	IC,GMCP,MCP7A-JA,B03,35X35MM,BGA1437,DT	U1400	CRITICAL	IG
338S0732	1	IC,MCP,MCP7A-DA,B03,35X35MM,BGA1437,DT	U1400	CRITICAL	MXM
341T0170	1	IC,EFI BOOTROM,K22/K23	U6100	CRITICAL	
338S0765	1	IC,XI02211ZAY,1394B,167BGA	U4100	CRITICAL	
338S0694	1	IC,RTL8251CA,GIGE TRANSCEIVER, 48P TQFP	U3700	CRITICAL	
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	

MCP -J SKU HAS INTEGRATED GPU  
MCP -D SKU DOES NOT

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3745	1	WLF,QXXX,QS,2.80G,65W,1066,RO,3M,LGA	CPU	CRITICAL	2P80GHZ_CPU
337S3742	1	WLF,SL89J,PRO,2.83G,65W,1333,EO,6M,LGA	CPU	CRITICAL	2P83GHZ_CPU
337S3726	1	WLF,SL89J,PRO,3.0G,65W,1333,EO,6M,LGA	CPU	CRITICAL	3P0GHZ_CPU
337S3715	1	WLF,SL89K,PRO,3.16G,65W,1333,EO,6M,LGA	CPU	CRITICAL	3P16GHZ_CPU
337S3727	1	WLF,SL89L,PRO,3.33G,65W,1333,EO,6M,LGA	CPU	CRITICAL	3P33GHZ_CPU
337S3807	1	WLF,SL89L,PRO,2.93G,65W,1333,EO,6M,LGA	CPU	CRITICAL	2P93GHZ_CPU
337S3766	1	WLF,SL89L,PRO,3.06G,65W,1333,EO,6M,LGA	CPU	CRITICAL	3P06GHZ_CPU
337S3804	1	WLF,SL899,PRO,2.80G,65W,1066,RO,2M,LGA	CPU	CRITICAL	2P80GHZ_2M_CPU

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	COMMON,ALTERNATE,MCP7A,XDP,BETTER,MCP_ISL9563A,PRODUCTION
MCP7A	BOOT_MODE_USER,MEMRESET_HW,MEMRESET_MCP
DEV_GROUP	XDP_CONN,LPCPLUS,VREFMRGN,MCP_PWR_SENSE,MCP_CPU_TDIODE,PECI_SMB,MOJOMUX


K23 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7863	1	SCH,K23,MLB	SCH1		K23
820-2507	1	PCBF,K23,MLB	MLB1		K23
(338S0489 - BLNK) 341T0169	1	IC,SMC,K23	U4900	CRITICAL	K23


BOARD STACK-UP


TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

ALTERNATES

SYNC MASTER=MASTER		SYNC DATE=N/A	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER <b>051-7863</b>	REVISION <b>D</b>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE <b>4 OF 110</b>	SHEET OF SHEETS
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	


SYNC MASTER=K22		SYNC DATE=12/05/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 5 OF 110	SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE <b>Power Conn / Alias</b>			
Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	SHEET 6 OF 110
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	


CPU Heatsink

4mm Plated Holes (998-0850)




DIMM CONNECTOR NUTS

Nuts (805-9582)




MCP Heatsink

EMC Springs (870-1125)




Rear Cover


Standoffs (860-1255)



Backer Plate

Nuts (835-0269)



SYNC MASTER=MASTER		SYNC DATE=N/A	
<b>Holes</b>			
 Apple Inc.		DRAWING NUMBER <b>051-7863</b>	SIZE <b>D</b>
		REVISION <b>A.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE <b>7 OF 110</b>
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

NC ON UNUSED ALIASES

18	MCP_TV_DAC_RSET	==	NC_MCP_TV_DAC_RSET	MAKE_BASE=TRUE	NO_TEST=TRUE
18	MCP_TV_DAC_VREF	==	NC_MCP_TV_DAC_VREF	MAKE_BASE=TRUE	NO_TEST=TRUE
18	MCP_CLK27M_XTALIN	==	NC_MCP_CLK27M_XTALIN	MAKE_BASE=TRUE	NO_TEST=TRUE
18	MCP_CLK27M_XTALOUT	==	NC_MCP_CLK27M_XTALOUT	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_R_C_PR	==	NC_CRT_IG_R_C_PR	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_G_Y_Y	==	NC_CRT_IG_G_Y_Y	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_B_COMP_PB	==	NC_CRT_IG_B_COMP_PB	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_HSYNC	==	NC_CRT_IG_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_VSYNC	==	NC_CRT_IG_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_MCP_RGB_HSYNC	==	NC_MCP_RGB_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_MCP_RGB_VSYNC	==	NC_MCP_RGB_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_AD<31..15>	==	NC_PCI_AD<31..15>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_IRDY_L	==	NC_PCI_IRDY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_C_BE_L<1..0>	==	NC_PCI_C_BE_L<1..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_SERR_L	==	NC_PCI_SERR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_DEVSEL_L	==	NC_PCI_DEVSEL_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_PERR_L	==	NC_PCI_PERR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_LPC_DRQ0_L	==	NC_LPC_DRQ0_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_MCP_BUF_SIO_CLK	==	NC_MCP_BUF_SIO_CLK	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_ENET_INTR_L	==	NC_ENET_INTR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_ENET_PWRDWN_L	==	NC_ENET_PWRDWN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_MCP_KBDRSTIN_L	==	NC_MCP_KBDRSTIN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_MCP_GPIO_18	==	NC_MCP_GPIO_18	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_MLB_RAM_SIZE	==	NC_MLB_RAM_SIZE	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_C_BE_L<3>	==	NC_PCI_C_BE_L<3>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_CLK0	==	NC_PCI_CLK0	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_CLK1	==	NC_PCI_CLK1	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_FRAME_L	==	NC_PCI_FRAME_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_GNT0_L	==	NC_MCP_PCI_GNT0_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_GNT1_L	==	NC_PCI_GNT1_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTW_L	==	NC_PCI_INTW_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTX_L	==	NC_PCI_INTX_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTY_L	==	NC_PCI_INTY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTZ_L	==	NC_PCI_INTZ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_PAR	==	NC_PCI_PAR	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_RESET1_L	==	NC_PCI_RESET1_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_STOP_L	==	NC_PCI_STOP_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_TRDY_L	==	NC_PCI_TRDY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE4N	==	NC_PCIE_CLK100M_PE4N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE4P	==	NC_PCIE_CLK100M_PE4P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE5N	==	NC_PCIE_CLK100M_PE5N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE5P	==	NC_PCIE_CLK100M_PE5P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE6P	==	NC_PCIE_CLK100M_PE6P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE6N	==	NC_PCIE_CLK100M_PE6N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_PRSNL_L	==	NC_PCIE_EXCARD_PRSNL_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PE4_CLKREQ_L	==	NC_PE4_CLKREQ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PE4_PRSNL_L	==	NC_PE4_PRSNL_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_SB_A20GATE	==	NC_SB_A20GATE	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_10N	==	NC_USB_10N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_10P	==	NC_USB_10P	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_MINI_N	==	NC_USB_MINI_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_MINI_P	==	NC_USB_MINI_P	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_EXCARD_N	==	NC_USB_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_EXCARD_P	==	NC_USB_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE
21	ODD_PWR_EN_L	==	NC_ODD_PWR_EN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_CLK100M_EXCARD_P	==	NC_PCIE_CLK100M_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_CLK100M_EXCARD_N	==	NC_PCIE_CLK100M_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	EXCARD_CLKREQ_L	==	NC_EXCARD_CLKREQ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_AD<12..10>	==	NC_PCI_AD<12..10>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_AD<8>	==	NC_PCI_AD<8>	MAKE_BASE=TRUE	NO_TEST=TRUE

17	TP_PCIE_PE4_R2D_CP	==	NC_PCIE_PE4_R2D_CP	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_PE4_R2D_CN	==	NC_PCIE_PE4_R2D_CN	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_PE4_D2RP	==	NC_PCIE_PE4_D2RP	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_PE4_D2RN	==	NC_PCIE_PE4_D2RN	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_D2R_P	==	NC_PCIE_EXCARD_D2R_P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_D2R_N	==	NC_PCIE_EXCARD_D2R_N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_R2D_C_P	==	NC_PCIE_EXCARD_R2D_C_P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_R2D_C_N	==	NC_PCIE_EXCARD_R2D_C_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_TPAD_N	==	NC_USB_TPAD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_TPAD_P	==	NC_USB_TPAD_P	MAKE_BASE=TRUE	NO_TEST=TRUE

MCP HAS INTERNAL 15K PULL-DOWNS

UNUSED MEMORY SIGNALS

15	TP_MEM_A_CLK2P	==	NC_MEM_A_CLK2P	MAKE_BASE=TRUE	NO_TEST=TRUE
15	TP_MEM_A_CLK2N	==	NC_MEM_A_CLK2N	MAKE_BASE=TRUE	NO_TEST=TRUE
16	TP_MEM_A_CLK5P	==	NC_MEM_A_CLK5P	MAKE_BASE=TRUE	NO_TEST=TRUE
16	TP_MEM_A_CLK5N	==	NC_MEM_A_CLK5N	MAKE_BASE=TRUE	NO_TEST=TRUE
15	TP_MEM_B_CLK2P	==	NC_MEM_B_CLK2P	MAKE_BASE=TRUE	NO_TEST=TRUE
15	TP_MEM_B_CLK2N	==	NC_MEM_B_CLK2N	MAKE_BASE=TRUE	NO_TEST=TRUE
16	TP_MEM_B_CLK5P	==	NC_MEM_B_CLK5P	MAKE_BASE=TRUE	NO_TEST=TRUE
16	TP_MEM_B_CLK5N	==	NC_MEM_B_CLK5N	MAKE_BASE=TRUE	NO_TEST=TRUE

UNUSED GMUX JTAG FROM MCP

17	GMUX_JTAG_TCK_L	==	NC_GMUX_JTAG_TCK_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	GMUX_JTAG_TDO	==	NC_GMUX_JTAG_TDO	MAKE_BASE=TRUE	NO_TEST=TRUE
18	GMUX_JTAG_TDI	==	NC_GMUX_JTAG_TDI	MAKE_BASE=TRUE	NO_TEST=TRUE
18	GMUX_JTAG_TMS	==	NC_GMUX_JTAG_TMS	MAKE_BASE=TRUE	NO_TEST=TRUE

SYNC MASTER=K22 SYNC DATE=09/02/2009

UNUSED SIGNAL ALIAS

Apple Inc.

051-7863 D

REVISION A.0.0

BRANCH


PAGE 8 OF 110

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>




## SIGNAL ALIAS



## PEG Slot Support




K22/K23 Use one GPIO for both ports 2&3 OC  
USB PORT 2 AND 3 (C AND D) SHARE OVER-CURRENT WITH PORT 2  
PREVIOUSLY, PORT 3 HAD IT'S OWN BUT EFI MAPS THAT TO EXPRESSCARD  
SEE RDAR://6250424






## Platform Reset Connections



### LPC Reset (Unbuffered)




### PCIE Reset (Unbuffered)




### MCP\_CPUVDD\_EN WILL ASSERT AFTER MCP\_PS\_PWRGD IS UP




SYNC MASTER=MASTER		SYNC DATE=N/A	
Signal Aliases			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		9 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
IV ALL RIGHTS RESERVED		OF TOTAL DESIGN SHEETS	




**CPU GTLREF**




SYNC MASTER=K22		SYNC DATE=09/02/2009	
<b>CPU FSB</b>			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	10 OF 110
CURRENT DESIGN SHEET			




SYNC MASTER=K22		SYNC DATE=09/02/2009	
<b>CPU TEST &amp; MISC.</b>			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		11 OF 110	
SHEET			
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	




THIS IS FOR OLDER CPU SUPPORT  
WILL PLACE FILTER BUT NOT CONNECT FOR WOLFDAL



VCC PLL DECOUPLING





FSB VTT DECOUPLING




VCCP CORE DECOUPLING

(SEE VREG PAGE)




SYNC MASTER=K22		SYNC DATE=09/02/2009	
CPU POWER, GND, DECAPS			
Apple Inc.		051-7863	D
NOTICE OF PROPRIETARY PROPERTY:		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE 12 OF 110	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II. NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV. ALL RIGHTS RESERVED		SHEET	


MCP79-specific pinout



PAGE TITLE		SYNC MASTER=K22	SYNC DATE=09/02/2009
eXtended Debug Port (XDP)			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		13 OF 110	



SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
<b>MCP CPU Interface</b>			
Apple Inc.		DRAWING NUMBER	051-7863 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	14 OF 110
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	



SYNC MASTER=K22 SYNC DATE=09/02/2009

**MCP Memory Interface**

Apple Inc.


051-7863 D

A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

15 OF 110


1122



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=K22		SYNC DATE=09/02/2009	
MCP MEMORY CNTRL & MISC			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 16 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
IV ALL RIGHTS RESERVED		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	






NO STUFF  
 \*R1710  
 2.37K  
 14  
 1/10W  
 0502  
 PLACEMENT\_NOTE=Place within 12.7mm of U1400

If PE0 interface is not used, ground DVDD0\_PEX and AVDD0\_PEX.  
 If PE1 interface is not used, ground DVDD1\_PEX and AVDD1\_PEX.

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
<b>MCP PCIe Interfaces</b>			
Apple Inc.		DRAWING NUMBER <b>051-7863</b>	SHEET <b>D</b>
		REVISION <b>A.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH <b>17 OF 110</b>	SHEET
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: \_\_\_\_\_  
 Okay to float all RGB\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

TV DAC Disable: \_\_\_\_\_  
 Okay to float all TV\_DAC signals.  
 Okay to float XTALIN\_TV and XTALOUT\_TV.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
 NOTE: 20K pull-down required on DP\_HPD\_DET.  
 NOTE: 1K pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD\_IFPx at 1.8V  
 Dual-channel TMDS: Power +VDD\_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):  
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI\_HPD\_GMUX\_INT:  
 Alias to DVI\_HPD for systems using IFP for DVI.  
 Alias to GMUX\_INT for systems with GMUX.  
 Alias to HPLUG\_DET2 for other systems.  
 Pull-down (20k) required in all cases.

SYNC MASTER=K22 SYNC DATE=09/02/2009

MCP Ethernet & Graphics

Apple Inc.

051-7863 D


REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


18 OF 110

SHEET

OF TOTAL DESIGN SHEETS



SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
<b>MCP PCI &amp; LPC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Logo		051-7863	D
		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		19 OF 110	
		SHEET	
		IV ALL RIGHTS RESERVED	



SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
<b>MCP SATA &amp; USB</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		051-7863	D
		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		20 OF 110	
		SHEET	
		IV ALL RIGHTS RESERVED	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

D

C

B

A

D


C

B

A

**HDA**

**MISC**



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
 NOTE: MCP79 does not support FW, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF\_SIO\_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

USER mode: Normal  
 SAFE mode: For ROMSIP recovery  
 Connects to SMC for automatic recovery.



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

**HDA Output Caps**

For EMI Reduction on HDA interface



SYNC MASTER=K22 SYNC DATE=09/02/2009

**MCP HDA & MISC**

Apple Inc.


051-7863 D

A.0.0


21 OF 110

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
<b>MCP Power &amp; Ground</b>			
 Apple Inc.		DRAWING NUMBER <b>051-7863</b>	SHEET <b>D</b>
		REVISION <b>A.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH <b>22 OF 110</b>	SHEET <b>22</b> OF <b>110</b>
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 23 OF 110	SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 24 OF 110	SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11680004	2	RES,0.5%,0402	C2574,C2518	IG

SYNC MASTER=K22 SYNC DATE=09/02/2009

**MCP Standard Decoupling**

Apple Inc.

CREATING NUMBER: 051-7863 D

REVISION: A.0.0

BRANCH:


PAGE: 25 OF 110

SHEET:

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0.5%,402	C2610		MXM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0.5%,402	C2616		MXM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	1	RES,0.5%,402	C2641		MXM

SYNC MASTER=K22 SYNC DATE=09/02/2009

**MCP Graphics Support**

Apple Inc.

051-7863 D

REVISION: A.0.0

BRANCH:

PAGE: 26 OF 110


SHEET:

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 27 OF 110
		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	


### RTC Power Sources




### RTC Crystal




### MCP 25MHz Crystal




### Reset Button



### PEG POWER ALIAS/OPTION TO GND UNUSED POWER PIN



### SATA ALIAS/GROUNDING UNUSED DVDD1 AND AVDD1



PAGE TITLE		DRAWING NUMBER	
SB Misc		051-7863 D	
DRAWING NUMBER		REVISION	
051-7863		A.0.0	
DRAWING NUMBER		PAGE	
051-7863		28 OF 110	
DRAWING NUMBER		SHEET	
051-7863		28 OF 110	
DRAWING NUMBER		SHEET	
051-7863		28 OF 110	

# Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 PRODUCTION

DAC channel	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2903	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2905	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2909	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2911	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	PRODUCTION


SYNC MASTER=K22 SYNC DATE=09/02/2009


## FSB/DDR3 Vref Margining

Apple Inc.	051-7863
REVISION	A.0.0
BRANCH	
PAGE	29 OF 110
SHEET	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
<b>MEMORY CAPS</b>			
 Apple Inc.		DRAWING NUMBER <b>051-7863</b>	SIZE <b>D</b>
		REVISION <b>A.0.0</b>	
		BRANCH	
		PAGE <b>30 OF 110</b>	
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			
<CURRENT DESIGN SHEET>		OF <TOTAL DESIGN SHEETS>	



**Page Notes**

- Power aliases required by this page:
- PPIV5\_S0\_MEM\_A
  - PPIV5\_S3\_MEM\_A
  - PPOV75\_S0\_MEM\_VTT\_A
  - PPSPD\_S0\_MEM\_A (2.5 - 3.3V)
- Signal aliases required by this page:
- I2C\_SODIMMA\_SCL - ALL DQ, DQS, DM SIGNALS/ TO FACILITATE BITSTREAMS WITH ALIASES
  - I2C\_SODIMMA\_SDA
- None options provided by this page:
- (NONE)

SYNC MASTER=K22 SYNC DATE=07/06/2009

Apple Inc. 051-7863 D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

2. NOT TO REPRODUCE OR COPY IT

3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


4. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

Apple Inc. 31 OF 110

Apple Inc. 051-7863 D

Apple Inc. 051-7863 D

Apple Inc. 051-7863 D



**Page Notes**

Power aliases required by this page:

- PP1V5\_S0\_MEM\_B
- PP1V5\_S3\_MEM\_B
- PP0V75\_S0\_MEM\_VTT\_B
- PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:

- I2C\_SODIMM\_SCL - ALL DQ, DQS, DM SIGNALS/ TO FACILITATE BITSTREAMS WITH ALIASES
- I2C\_SODIMM\_SDA

NCM options provided by this page:

(NONE)

SYNC MASTER=K22 SYNC DATE=09/02/2009

**DDR3 SO-DIMM CONNECTOR B**

Apple Inc.

CREATION NUMBER: 051-7863 D

REVISION: A.0.0

BRANCH:

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED


PAGE: 32 OF 110

SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



	8	7	6	5	4	3	2	1
	MCP CHANNEL A DQS 0 -> DIMM A DQS 0		MCP CHANNEL B DQS 0 -> DIMM B DQS 0		MCP CHANNEL A DQS 1 -> DIMM A DQS 1		MCP CHANNEL B DQS 1 -> DIMM B DQS 1	
	MCP CHANNEL A DQS 1 -> DIMM A DQS 1		MCP CHANNEL B DQS 1 -> DIMM B DQS 1		MCP CHANNEL A DQS 2 -> DIMM A DQS 2		MCP CHANNEL B DQS 2 -> DIMM B DQS 2	
	MCP CHANNEL A DQS 2 -> DIMM A DQS 2		MCP CHANNEL B DQS 2 -> DIMM B DQS 2		MCP CHANNEL A DQS 3 -> DIMM A DQS 3		MCP CHANNEL B DQS 3 -> DIMM B DQS 3	
	MCP CHANNEL A DQS 3 -> DIMM A DQS 3		MCP CHANNEL B DQS 3 -> DIMM B DQS 3		MCP CHANNEL A DQS 4 -> DIMM A DQS 4		MCP CHANNEL B DQS 4 -> DIMM B DQS 4	
	MCP CHANNEL A DQS 4 -> DIMM A DQS 4		MCP CHANNEL B DQS 4 -> DIMM B DQS 4		MCP CHANNEL A DQS 5 -> DIMM A DQS 5		MCP CHANNEL B DQS 5 -> DIMM B DQS 5	
	MCP CHANNEL A DQS 5 -> DIMM A DQS 5		MCP CHANNEL B DQS 5 -> DIMM B DQS 5		MCP CHANNEL A DQS 6 -> DIMM A DQS 6		MCP CHANNEL B DQS 6 -> DIMM B DQS 6	
	MCP CHANNEL A DQS 6 -> DIMM A DQS 6		MCP CHANNEL B DQS 6 -> DIMM B DQS 6		MCP CHANNEL A DQS 7 -> DIMM A DQS 7		MCP CHANNEL B DQS 7 -> DIMM B DQS 7	
	MCP CHANNEL A DQS 7 -> DIMM A DQS 7		MCP CHANNEL B DQS 7 -> DIMM B DQS 7					

### DDR3 RESET Support



#### MCP MEMORY CLOCK ALIASING

MEM A CLK P<0>	MAKE_BASE=TRUE	MEM A CLK P<0>
MEM A CLK N<0>	MAKE_BASE=TRUE	MEM A CLK N<0>
MEM A CLK P<1>	MAKE_BASE=TRUE	MEM A CLK P<1>
MEM A CLK N<1>	MAKE_BASE=TRUE	MEM A CLK N<1>
MEM A CLK P<2>	MAKE_BASE=TRUE	MEM A CLK P<2>
MEM A CLK N<2>	MAKE_BASE=TRUE	MEM A CLK N<2>
MEM A CLK P<3>	MAKE_BASE=TRUE	MEM A CLK P<3>
MEM A CLK N<3>	MAKE_BASE=TRUE	MEM A CLK N<3>
MEM A CLK P<4>	MAKE_BASE=TRUE	MEM A CLK P<4>
MEM A CLK N<4>	MAKE_BASE=TRUE	MEM A CLK N<4>
MEM B CLK P<0>	MAKE_BASE=TRUE	MEM B CLK P<0>
MEM B CLK N<0>	MAKE_BASE=TRUE	MEM B CLK N<0>
MEM B CLK P<1>	MAKE_BASE=TRUE	MEM B CLK P<1>
MEM B CLK N<1>	MAKE_BASE=TRUE	MEM B CLK N<1>
MEM B CLK P<2>	MAKE_BASE=TRUE	MEM B CLK P<2>
MEM B CLK N<2>	MAKE_BASE=TRUE	MEM B CLK N<2>
MEM B CLK P<3>	MAKE_BASE=TRUE	MEM B CLK P<3>
MEM B CLK N<3>	MAKE_BASE=TRUE	MEM B CLK N<3>
MEM B CLK P<4>	MAKE_BASE=TRUE	MEM B CLK P<4>
MEM B CLK N<4>	MAKE_BASE=TRUE	MEM B CLK N<4>

#### MCP MEMORY TEST POINT ALIASING

TP MEM A A<15>	MAKE_BASE=TRUE	MEM A A<15>
TP MEM B A<15>	MAKE_BASE=TRUE	MEM B A<15>


SYNC MASTER=MASTER SYNC DATE=N/A

DDR3 SUPPORT AND BITSWAPS

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II. NOT TO REPRODUCE OR COPY IT  
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV. ALL RIGHTS RESERVED

CREATING NUMBER: 051-7863 D  
REVISION: A.0.0  
PAGE: 33 OF 110  
SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>





SYNC MASTER=K22		SYNC DATE=05/28/2009	
PAGE TITLE <b>PCI-E Wireless Connector</b>			
Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 34 OF 110
CURRENT DESIGN SHEET		SHEET	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	SHEET 35 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 36 OF 110	SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



**PP3V3\_ENET\_PHY**  
 (43mA typ - 1000base-T)  
 (19mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

**PP1V05\_ENET\_PHY**  
 (221mA typ - 1000base-T)  
 (7mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3\_ENET\_PHY for internal switcher.  
 Alias to GND for external 1.05V supply.


**PP3V3\_ENET\_PHY\_VDDREG**  
 If internal switcher is used, must place 1x 22uF & 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.  
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

**RTL8211\_REGOUT**  
 If internal switcher is used, must place inductor within 5mm of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.  
 If internal switcher is not used, VDDREG and REGOUT can float.

WF: Verify that ENET\_RESET\_L does not assert when WOL is active.  
 If true, RC and 0-ohm resistor should be removed.  
 If false, ENET\_RESET\_L should be removed.

**Configuration Settings:**  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)

SYNC MASTER=K22		SYNC DATE=09/02/2009	
Ethernet PHY (RTL8211CL)			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	37 OF 110
		SHEET	



1.1V ENET FET




ENET ALIASES

3.3V ENET FET

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.

SYNC MASTER=K22		SYNC DATE=09/02/2009	
Ethernet Support			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 38 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	




PLACE ONE CAP PER TCT PIN

NOTE: Check with PHY and Magnetics MFR to determine what to do with center taps.


NOTE: BOB SMITH TERMINATION FOR EMC.

PAGE TITLE		SYNC DATE=N/A	
<b>ETHERNET CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER <b>051-7863</b>	SIZE <b>D</b>
		REVISION <b>A.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH 	SHEET <b>39 OF 110</b>
		SHEET <b>&lt;CURRENT DESIGN SHEET&gt; OF &lt;TOTAL DESIGN SHEETS&gt;</b>	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH  PAGE 40 OF 110	SHEET   
		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	





**Power Aliases:**  
 FW\_FWPHY nets are PHY power, and for multi-port systems must come from bus power.  
 FWRS0\_FWKIO nets are OHCI/PCIE power, and can be S0.  
 For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.

PCIE FW R2D C P C4140  
 PCIE FW R2D C N C4141  
 PCIE FW D2R P C4145  
 PCIE FW D2R N C4146

NO STUFF R4189  
 R4180  
 R4181  
 R4182

**PCI EXPRESS**


**1394B OHCI & PHY**

Single-port:  
 PC[0:2] = '000'  
 Multiple-ports:  
 PC[0:2] = '100'  
 Alias =FWPHY\_PC0  
 as appropriate


Unused Ports:  
 TP/NC TPBIASx  
 TP/NC TPAx\_P/TPAx\_N  
 Ground TPBx\_P/TPBx\_N

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
FireWire LLC/PHY (XIO2213B)			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
		BATCH	
		PAGE	41 OF 110
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED. NO STUFF MEANS THAT IT IS IN BILINGUAL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.

iMacs are now one port only and have Power Code \*000\*


Termination  
Place close to FireWire PHY



2ND & 3RD TPA/TPB PAIR UNUSED




SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
FW: 1394B MISC			
DRAWING NUMBER		REV	
051-7863		D	
REVISION		A.0.0	
BRANCH			
PAGE			
42 OF 110			
SHEET			
III NOT TO REPRODUCE OR COPY IT			
IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC DATE=09/02/2009	
<b>FIREWIRE CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7863	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
43 OF 110		43 OF 110	


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 44 OF 110
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	


SATA PORT A0 FOR HDD




SATA PORT A1 FOR SLIMLINE ODD



SATA Activity LED



SYNC MASTER=K22		SYNC DATE=09/02/2009	
SATA Connectors			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 45 OF 110



SYNC MASTER=K22 SYNC DATE=09/02/2009

**EXTERNAL USB CONNECTORS**

Apple Inc.

051-7863 D


REVISION A.0.0

46 OF 110

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

# CAMERA CONNECTOR & FILTER




LAYOUT NOTE:  
PLACE C4700, C4701 & L4700  
NEAR J4700 PINS 4 AND 5 IN THE  
ORDER LISTED, AND NOT ON  
BOTH SIDES OF THE PIN.


# K37L (BLUETOOTH) CONNECTOR



# IR RECEIVER CONNECTOR




# SD Card Reader Board Connector




SYNC MASTER=K22		SYNC DATE=09/02/2009	
Internal USB Connections			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		47 OF 110	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 48 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			





SYNC MASTER=MARKVIDEO SYNC DATE=03/12/2009

SMC

Apple Inc.

051-7863 D


A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

49 OF 110

SHEET

DESIGN SHEETS



UNUSED TP/NC ALIASES - PORT D - INTERNAL PULLUPS

- 49 SMS Z AXIS == NC SMS Z AXIS
- 49 ALS LEFT == NC ALS LEFT
- 49 ALS RIGHT == NC ALS RIGHT
- 49 SMC ANALOG ID == NC SMC ANALOG ID

UNUSED TP/NC ALIASES

- 49 ALS\_GAIN == NC ALS\_GAIN
- 49 SMC\_PM\_G2\_EN == TP\_SMC\_PM\_G2\_EN
- 49 SMC\_EXCARD\_PWR\_EN == TP\_SMC\_EXCARD\_PWR\_EN
- 49 SMS\_ONOFF\_L == TP\_SMS\_ONOFF\_L
- 49 SMC\_RSTGATE\_L == TP\_SMC\_RSTGATE\_L
- 49 SMC\_P41 == TP\_SMC\_P41
- 49 ESTABLDO\_EN == TP\_ESTABLDO\_EN


ANALOG SENSORS

- 49 SMC\_DCIN\_ISENSE == SMC\_CPU\_INPUT\_ISENSE
- 49 SMC\_PBUS\_VSENSE == SMC\_CPU\_INPUT\_VSENSE
- 49 SMS\_X\_AXIS == SMC\_IVS\_S0\_VSENSE
- 49 SMS\_Y\_AXIS == SMC\_MCP\_CORE\_VSENSE
- 49 SMC\_NB\_DDR\_ISENSE == SMC\_IVS\_S0\_ISENSE
- 49 SMC\_NB\_CORE\_ISENSE == SMC\_MCP\_CORE\_ISENSE
- 49 SMC\_BATT\_ISENSE == SMC\_UNUSED\_ADC\_PORT7
- 49 SMC\_NB\_MISC\_ISENSE == SMC\_UNUSED\_ADC\_PORT7


MISC. SIGNAL ALIASES

- 49 SMC\_GFX\_OVERTEMP\_L == MXM\_ALERT\_L
- 49 SMC\_GFX\_THROTTLE\_L == MXM\_PWR\_LEVEL
- 49 SMC\_IG\_THROTTLE\_L == SMC\_IG\_THROTTLE\_L
- 49 SMC\_MCP\_SAFE\_MODE == MCP\_SPKR


SMC Reset Button / Brownout Detect







POWER BUTTON





SMC Crystal Circuit



SMC AVREF Supply



SIL: FOR DEVELOPMENT USE ONLY



SYNC MASTER=MARKVIDEO SYNC DATE=03/12/2009

**SMC Support**

Apple Inc.


051-7863 D

A.0.0


50 OF 110

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


# LPC+SPI Connector



# Alternate SPI ROM Support




# SPI Bus Series Resistance Option




PAGE TITLE		SYNC DATE=09/02/2009	
LPC+SPI Debug Connector			
DRAWING NUMBER		DRAWING NUMBER	
051-7863		D	
REVISION		REVISION	
A.0.0		A.0.0	
BRANCH		BRANCH	
PAGE		PAGE	
51 OF 110		51 OF 110	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

### MCP79 SMBUS "0" CONNECTIONS



SMBUS 0 ALSO GOES TO THE XDP CONNECTOR


### SMC "0" SMBus Connections




Also reserve 0x56 and 0x32 per spec

### SMC "A" SMBus Connections


NOTE: SMC RMT BUS REMAINS POWERED AND MAY BE ACTIVE IN S3 STATE




### POTENTIAL SMC SLAVE SMBUS CONNECTIONS



### MCP79 SMBUS "1" CONNECTIONS




### SMC "B" SMBus Connections



EMC1047-2 HEX DIODE SENSOR

DIODE	FUNCTION
1	ODD TEMP
2	LCD TEMP
3	AMBIENT TEMP
4	CPU HEATSINK
5	MXM HEATSINK
6	MCP HEATSINK

### SMC "MANAGEMENT" SMBUS CONNECTIONS



SYNC MASTER=MASTER SYNC DATE=N/A

### SMBus Connections

Apple Inc.


051-7863 D

A.0.0

52 OF 110

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



SCALE      COUNT  
4 V/V      .0129 V/COUNT  
ADC IS 10BIT 0 TO 1023  
                 0 TO 3.3V

MXM PWRSRC VOLTAGE SENSE  
(SCALING 12V INPUT VOLTAGE TO SMC)  
PCB: PLACE C5359 WITHIN 1" OF SMC (U4900)

K50 SET FOR APPROX 2V AT 4A ON PWRSRC  
SCALE      COUNT  
2 A/V      .0064453 A/COUNT  
ADC IS 10BIT 0 TO 1023  
                 0 TO 3.3V

K51 SET FOR APPROX 1.98V AT 5.5A ON PWRSRC  
SCALE      COUNT  
2.778 A/V      .0087518 A/COUNT  
ADC IS 10BIT 0 TO 1023  
                 0 TO 3.3V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0063	1	25 MILLIOHM	R5380	CRITICAL	K22_MXM
107S0111	1	18 MILLIOHM	R5380	CRITICAL	K23_MXM
132S0242	1	CAP, 0.082UF, 402	C5381		MXM
116S0090	1	RES, 10KOHM, 54, 402	C5381		IG

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
132S0080	1	CAP, 0.22UF, 0402	C5321		DEVELOPMENT
116S0004	1	RES, 0-Ohm, 0402	C5321		PRODUCTION


SYNC MASTER=K22      SYNC DATE=09/02/2009

CPU/MXM CURRENT AND VOLTAGE SENSE

Apple Inc.  
DRAWING NUMBER: 051-7863 D  
REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 53 OF 110  
SHEET: 1122




1.5V S0 CURRENT SENSE


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10480018	1	RES,2 MILLIOHM,1206	R5400	CRITICAL	MCP_PWR_SENSE
10180414	1	RES,0 OHM,1206,20MILLIOHM MAX	R5400	CRITICAL	PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
13280080	1	CAP, 0.22UF, 0402	C5401		MCP_PWR_SENSE
11680004	1	RES, 0 OHM, 0402	C5401		PRODUCTION

1.5V S0 VOLTAGE SENSE




MCP CORE CURRENT SENSE



SCALE IS 0.116 V/A

MCP CORE VOLTAGE SENSE



SYNC MASTER=K22 SYNC DATE=09/02/2009

PAGE TITLE: MCP CURRENT AND VOLTAGE SENSE

Apple Inc. DRAWING NUMBER: 051-7863 D

REVISION: A.0.0



NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 54 OF 110 SHEET


CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

# REMOTE THERMAL SENSORS HEATSINKS, AMBIENT, PANEL AND ODD


# MCP & CPU T-Diode Thermal Sensor




# CPU PECCI DTS OPTIONS




# REMOTE THERMAL SENSORS (HEATSINKS AND ODD)




# HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING




SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
<b>Thermal Sensors</b>			
Apple Inc.		CREATING NUMBER	1122
		051-7863	D
		REVISION	A.0.0
		BRANCH	
		PAGE	55 OF 110
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	




SYNC MASTER=K22		SYNC DATE=09/02/2009	
<b>HD AND OD FAN</b>			
 Apple Inc.		DRAWING NUMBER <b>051-7863</b>	SIZE <b>D</b>
		REVISION <b>A.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH <b>56 OF 110</b>	SHEET <b>56 OF 110</b>
		SHEET <b>56 OF 110</b>	
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			






SYNC MASTER=K22		SYNC DATE=09/02/2009	
<b>CPU FAN</b>			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	


SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 58 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 59 OF 110
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 60 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: MCP79 only issues 'READ' (0x03) commands not 'READ\_FAST' (0x0B). Limits SPI bus frequency and part selection.  
 SST25VF016B max speed for READ command is 25MHz.

SYNC MASTER=K22 SYNC DATE=09/02/2009

**SPI ROM**

Apple Inc.


051-7863 D

REVISION A.0.0

61 OF 110


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

61 OF 110 SHEETS  
 <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>




PAGE TITLE		SYNC DATE=09/02/2009	
<b>AUDIO: CODEC/REGULATOR</b>			
Apple Inc.		DESIGN NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 110
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			

1ST ORDER DAC FILTER PLACEHOLDER




CODEC Nom SE RIN = 20K OHMS  
 FC = 5 HZ Max  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS  
 NET RIN = 18K OHMS



SYNC MASTER=SKIPAUDIO		SYNC DATE=04/20/2009	
PAGE TITLE			
AUDIO: FILTER/BUFFER			
Apple Inc.		051-7863	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
63 OF 110		SHEET	
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			

TWEETER SPEAKER AMPLIFIER  
MAX9736B APN:353S2042

GAIN = -4.8(20K/17.4K)    TURN ON TIME: 110MS  
CODEC OUT = 1.335VRMS    TURN ON DELAY: 150MS  
AMP VOUT = 7.355VRMS    RIN = 17.4 OHMS  
FC = 19.5 HZ  
POUT = 6.76 W INTO 8 OHMS @ 1% THD+N




SYNC MASTER=SKIPAUDIO		SYNC DATE=04/20/2009	
PAGE TITLE <b>AUDIO: Tweeter Amp 1</b>			
Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	PAGE 64 OF 110



# WOOFER SPEAKER AMPLIFIER


## MAX9736B APN: 353S2042

GAIN = -4.8(20K/17.4K)      TURN ON TIME: 110MS  
 CODEC OUT = 1.335VRMS      TURN ON DELAY: 150MS  
 AMP VOUT = 7.355VRMS      RIN = 17.4 OHMS  
 POUT = 6.76 W INTO 8 OHMS @ 1% THD+N      FC = 19.5 HZ



SYNC MASTER=SKIPAUDIO		SYNC DATE=04/20/2009	
<b>AUDIO: Woofer Amp</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Logo		051-7863	D
		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		65 OF 110	
		SHEET	
		IV ALL RIGHTS RESERVED	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II. NOT TO REPRODUCE OR COPY IT  
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV. ALL RIGHTS RESERVED



SYNC MASTER=K22 SYNC DATE=09/02/2009

**Audio: MLB to I/O Conn.**

Apple Inc.

051-7863 D

REVISION: A.0.0

BRANCH:


66 OF 110

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


SHEET: 66 OF 110

SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


Internal Microphone Impedance Matching




Place Across Ground Split



Audio Ground Returns




IPHS HS Detect Debounce CKT




Digital Out

Headphone Out

LI Insert Detect



DP Audio Enable




SYNC MASTER=SKIPAUDIO		SYNC DATE=04/20/2009	
PAGE TITLE: AUDIO: Detects/Grounding			
Apple Inc.		CREATING NUMBER: 051-7863	REV: D
		REVISION: A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 67 OF 110	SHEET: 1122



FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/ INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D(13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0C (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

## MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2256








FLP = 8.82 KHZ  
FHP = 80 HZ




SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE <b>AUDIO: Mikey</b>			
Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 68 OF 110	SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	off	1	1	0	1	0
Soft-Off (S5/M-Off)	off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0



SYNC MASTER=K22 SYNC DATE=09/02/2009

**POWER SEQUENCING BLOCK DIAGRAM**

Apple Inc.

051-7863 D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


69 OF 110 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>




Power Control Signals  
3.3V, 5V S3 enable



State	SMC_PM_G2_ENABLE (PORTABLES)	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



MXM CARD INPUT POWER ARE 1.2V\_S0, 3V3\_S0, 5V\_S0  
ALL\_SYS\_PWRGD ENABLES MXM REGULATORS  
PM\_MXM\_PG0OD IS OPEN DRAIN SIGNAL, IT'S PULLED UP TO ALL\_SYS\_PWRGD



Part	Value	Rds(on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
PDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

ALL SYS\_PWRGD IS ALSO AN INPUT TO THIS AND GATE BY THE FACT THAT PM\_MXM\_PG0OD IS PULLED UP TO IT

SYNC MASTER=K22 SYNC DATE=09/02/2009

**PGOOD and Power Sequencing**

Apple Inc.


051-7863 D

A.0.0


70 OF 110

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II. NOT TO REPRODUCE OR COPY IT  
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV. ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



PAGE TITLE		SYNC MASTER=K22		SYNC DATE=09/02/2009	
VREG: PPVCORE_S0_CPU				DESIGN NUMBER	K122
Apple Inc.				051-7863	D
NOTICE OF PROPRIETARY PROPERTY:				REVISION	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				PAGE	71 OF 110
I I NOT TO REPRODUCE OR COPY IT				SHEET	
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				SHEET	
I I V ALL RIGHTS RESERVED				SHEET	



### PHASE 1

### PHASE 2

### PHASE 3

### OUTPUT CAPS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35351733	2	IC, ISL6612, SYNC, FETDRV, DFN10, 4P	U7221, U7241	CRITICAL	

SYNC MASTER=K22 SYNC DATE=09/02/2009

**VREG: PPVCORE\_S0\_CPU**

Apple Inc.

051-7863 D

REVISION: A.0.0


72 OF 110

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II. NOT TO REPRODUCE OR COPY IT  
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV. ALL RIGHTS RESERVED

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>




# 5V S3 REGULATOR



5V\_S3  
K22/K23  
POWER BUDGET  
PEAK=3.31A  
AVE=3.19A

STATE	PM_SLP3_BUF1_L	SVREG_PS_L	LTCMODE	Mode
S0	1	0	1	CONT MODE
S3	0	1	0	BURST MODE



SYNC MASTER=K22 SYNC DATE=09/02/2009


5V_S3 REGULATOR	
Apple Inc.	051-7863 D
REVISION	A.0.0
BRANCH	
PAGE	73 OF 110
SHEET	

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



# 1.5 V DDR SUPPLY

PPDDR\_S3\_REG  
 VOUT = 1.5V  
 PEAK = 11.28A  
 AVG = 6.72A



STATE	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON
S3	LO	HI	ON	ON	OFF
S5	LO	LO	OFF	OFF	OFF

SYNC MASTER=K22 SYNC DATE=09/02/2009

1.5V DDR SUPPLY

Apple Inc.

051-7863 D

REVISION A.0.0

75 OF 110


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

FSB VTT AND 3.3V S5 RAILS

INPUT POWER OF 12V\_S5


INPUT POWER OF 12V\_S0



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
15281078	1	IND, PWR, 1.5UH, 20A, 9A, 12mOHM	L7610	CRITICAL	

EN LDO TIED TO 12V\_S5 TO EN LDO FIRST & REGULATOR INTERNAL LOGIC GETS POWER  
 EN2 (3V3\_S5) IS TIED TO VCC, TIED INTERNALLY TO PVCC  
 TIED EXTERNALLY TO LDO OUT, SO REGULATOR IS ENABLED  
 AS SOON AS LDO OUTPUT IS GOOD

EN1 (PPVTT\_S0) CONTROLLED SEPARATELY




SYNC MASTER=K22 SYNC DATE=09/02/2009

FSB VTT/3.3V S5 SUPPLIES


Apple Inc.		DESIGN NUMBER 051-7863	REV D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	PAGE 76 OF 110

SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	


SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE <b>BLANK PAGE</b>			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 77 OF 110
		SHEET SHEET	

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>




**MCP79 DDRVTT FET**

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM\_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM\_VTT\_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.




PAGE TITLE		SYNC MASTER=K22		SYNC DATE=09/02/2009	
<b>S3 &amp; S0 FETs</b>					
Apple Inc.		DRAWING NUMBER	051-7863	SIZE	D
		REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	78 OF 110	SHEET	
		CURRENT DESIGN SHEET			
		OF TOTAL DESIGN SHEETS			

MCP 1.1V\_S5 AUXC SUPPLY




SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
1V1 S5 POWER SUPPLY			
Apple Inc.		DESIGN NUMBER	051-7863
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		79 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		<small>DRAWING NUMBER</small> 051-7863	<small>SIZE</small> D
<small>NOTICE OF PROPRIETARY PROPERTY:</small> <small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</small>		<small>REVISION</small> A.0.0	
<small>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</small> <small>II NOT TO REPRODUCE OR COPY IT</small> <small>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</small> <small>IV ALL RIGHTS RESERVED</small>		<small>BRANCH</small> <small>PAGE</small> 80 OF 110	
<small>IV ALL RIGHTS RESERVED</small> <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			




	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	


SYNC MASTER=K22		SYNC DATE=12/02/2008	
BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH  
		PAGE 81 OF 110	SHEET  

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 82 OF 110	SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	



SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 83 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PPV\_S0\_MXM\_PWSRSC

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - MXM



**MXM SPEC POWER REQUIREMENTS**  
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.0 A	3.3 W
5V	2.5 A	12.5 W
PWR (7-20V)	UP TO 10 A	PLATFORM DEPENDENT

SYNC MASTER=K22 SYNC DATE=09/02/2009

**MXM PCIe, DP & Power**

Apple Inc.

DRAWING NUMBER: 051-7863 D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 84 OF 110  
 SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM

Signal aliases required by this page:  
 - =SMB\_MXM\_THRM\_DATA - =PM\_MXM\_PGOOD\_PULLUP  
 - =SMB\_MXM\_THRM\_CLK


BOM options provided by this page:

PULLUPS & PULLEDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J7800



Apple Inc. logo and name.

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

SYNCH MASTER=K22 SYNC DATE=09/02/2009

PAGE TITLE: MXM I/O

DRAWING NUMBER: 051-7863 D

REVISION: A.0.0

BRANCH:

PAGE: 85 OF 110

SHEET:

# MXM TX CAPS

102 9	PEG_R2D_C_N<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	102 84
102 9	PEG_R2D_C_P<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	102 84
102 9	PEG_R2D_C_P<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	102 84
102 9	PEG_R2D_C_N<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	102 84
102 9	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	102 84
102 9	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	102 84
102 9	PEG_R2D_C_N<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	102 84
102 9	PEG_R2D_C_P<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	102 84
102 9	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	102 84
102 9	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	102 84
102 9	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	102 84
102 9	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	102 84
102 9	PEG_R2D_C_N<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	102 84
102 9	PEG_R2D_C_P<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	102 84
102 9	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	102 84
102 9	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	102 84
102 9	PEG_R2D_C_N<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	102 84
102 9	PEG_R2D_C_P<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	102 84
102 9	PEG_R2D_C_N<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	102 84
102 9	PEG_R2D_C_P<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	102 84
102 9	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	102 84
102 9	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	102 84
102 9	PEG_R2D_C_P<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	102 84
102 9	PEG_R2D_C_N<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	102 84
102 9	PEG_R2D_C_N<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	102 84
102 9	PEG_R2D_C_P<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	102 84
102 9	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	102 84
102 9	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	102 84
102 9	PEG_R2D_C_N<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	102 84
102 9	PEG_R2D_C_P<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	102 84
102 9	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	102 84
102 9	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	102 84

# MXM RX CAPS

102 84	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	102 9
102 84	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	102 9
102 84	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	102 9
102 84	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	102 9
102 84	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	102 9
102 84	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	102 9
102 84	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	102 9
102 84	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	102 9
102 84	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	102 9
102 84	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	102 9
102 84	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	102 9
102 84	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	102 9
102 84	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	102 9
102 84	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	102 9
102 84	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	102 9
102 84	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	102 9
102 84	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	102 9
102 84	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	102 9
102 84	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	102 9
102 84	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	102 9
102 84	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	102 9
102 84	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	102 9
102 84	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	102 9
102 84	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	102 9
102 84	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	102 9
102 84	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	102 9
102 84	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	102 9
102 84	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	102 9
102 84	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	102 9
102 84	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	102 9
102 84	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	102 9
102 84	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	102 9

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE			
MXM PCIE CAPS			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		86 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

### Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_DP

---

Signal aliases required by this page:  
 (NONE)

---

BOM options provided by this page:  
 (NONE)

### MCP Connections

= CLK 100M MXM P	== GPU CLK100M_PCIE_P	9 100
	MAKE_BASE=TRUE	
= CLK 100M MXM N	== GPU CLK100M_PCIE_N	9 100
	MAKE_BASE=TRUE	
= MXM RESET L	== PEG RESET_L	9
	MAKE_BASE=TRUE	

### Unused LVDS Interfaces

18 LVDS IG A CLK P	== NC LVDS IG A CLK P	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG A CLK N	== NC LVDS IG A CLK N	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG A DATA P<0>	== NC LVDS IG A DATA P<0>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG A DATA N<0>	== NC LVDS IG A DATA N<0>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG A DATA P<1>	== NC LVDS IG A DATA P<1>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG A DATA N<1>	== NC LVDS IG A DATA N<1>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG A DATA P<2>	== NC LVDS IG A DATA P<2>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG A DATA N<2>	== NC LVDS IG A DATA N<2>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG A DATA P<3>	== NC LVDS IG A DATA P<3>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG A DATA N<3>	== NC LVDS IG A DATA N<3>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG B CLK P	== NC LVDS IG B CLK P	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG B CLK N	== NC LVDS IG B CLK N	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG B DATA P<0>	== NC LVDS IG B DATA P<0>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG B DATA N<0>	== NC LVDS IG B DATA N<0>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG B DATA P<1>	== NC LVDS IG B DATA P<1>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG B DATA N<1>	== NC LVDS IG B DATA N<1>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG B DATA P<2>	== NC LVDS IG B DATA P<2>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG B DATA N<2>	== NC LVDS IG B DATA N<2>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG B DATA P<3>	== NC LVDS IG B DATA P<3>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG B DATA N<3>	== NC LVDS IG B DATA N<3>	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG DDC CLK	== NC LVDS IG DDC CLK	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG DDC DATA	== NC LVDS IG DDC DATA	MAKE_BASE=TRUE NO_TEST=TRUE

### Unused MXM Interfaces


85 MXM LVDS A CLK N	== NC MXM LVDS A CLK N	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS A CLK P	== NC MXM LVDS A CLK P	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS A DATA N<0>	== NC MXM LVDS A DATA N<0>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS A DATA P<0>	== NC MXM LVDS A DATA P<0>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS A DATA N<1>	== NC MXM LVDS A DATA N<1>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS A DATA P<1>	== NC MXM LVDS A DATA P<1>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS A DATA N<2>	== NC MXM LVDS A DATA N<2>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS A DATA P<2>	== NC MXM LVDS A DATA P<2>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS A DATA N<3>	== NC MXM LVDS A DATA N<3>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS A DATA P<3>	== NC MXM LVDS A DATA P<3>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS B CLK N	== NC MXM LVDS B CLK N	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS B CLK P	== NC MXM LVDS B CLK P	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS B DATA N<0>	== NC MXM LVDS B DATA N<0>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS B DATA P<0>	== NC MXM LVDS B DATA P<0>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS B DATA N<1>	== NC MXM LVDS B DATA N<1>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS B DATA P<1>	== NC MXM LVDS B DATA P<1>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS B DATA N<2>	== NC MXM LVDS B DATA N<2>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS B DATA P<2>	== NC MXM LVDS B DATA P<2>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS B DATA N<3>	== NC MXM LVDS B DATA N<3>	MAKE_BASE=TRUE NO_TEST=TRUE
85 MXM LVDS B DATA P<3>	== NC MXM LVDS B DATA P<3>	MAKE_BASE=TRUE NO_TEST=TRUE

### Unused MXM DP Interfaces

84 MXM DP B MI P<0..3>	== NC MXM DP B MI P<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
84 MXM DP B MI N<0..3>	== NC MXM DP B MI N<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
84 MXM DP B AUX P	== NC MXM DP B AUX P	MAKE_BASE=TRUE NO_TEST=TRUE
84 MXM DP B AUX N	== NC MXM DP B AUX N	MAKE_BASE=TRUE NO_TEST=TRUE
84 MXM DP B HPD	== NC MXM DP B HPD	MAKE_BASE=TRUE NO_TEST=TRUE
84 MXM DP D MI P<0..3>	== NC MXM DP D MI P<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
84 MXM DP D MI N<0..3>	== NC MXM DP D MI N<0..3>	MAKE_BASE=TRUE NO_TEST=TRUE
84 MXM DP D AUX P	== NC MXM DP D AUX P	MAKE_BASE=TRUE NO_TEST=TRUE
84 MXM DP D AUX N	== NC MXM DP D AUX N	MAKE_BASE=TRUE NO_TEST=TRUE
84 MXM DP D HPD	== NC MXM DP D HPD	MAKE_BASE=TRUE NO_TEST=TRUE

### Unused MCP Interfaces

18 LVDS IG BKL ON	== NC LVDS IG BKL ON	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG BKL PWM	== NC LVDS IG BKL PWM	MAKE_BASE=TRUE NO_TEST=TRUE
18 LVDS IG PANEL PWR	== NC LVDS IG PANEL PWR	MAKE_BASE=TRUE NO_TEST=TRUE
18 =MCP HDMI TXD P<0..2>	== NC MCP HDMI TXD P<0..2>	MAKE_BASE=TRUE NO_TEST=TRUE
18 =MCP HDMI TXD N<0..2>	== NC MCP HDMI TXD N<0..2>	MAKE_BASE=TRUE NO_TEST=TRUE
18 =MCP HDMI TXC P	== NC MCP HDMI TXC P	MAKE_BASE=TRUE NO_TEST=TRUE
18 =MCP HDMI TXC N	== NC MCP HDMI TXC N	MAKE_BASE=TRUE NO_TEST=TRUE



18 DP IG AUX CH P	== NC DP IG AUX CH P	MAKE_BASE=TRUE NO_TEST=TRUE
18 DP IG AUX CH N	== NC DP IG AUX CH N	MAKE_BASE=TRUE NO_TEST=TRUE
18 DP IG CA DET	== NC DP IG CA DET	MAKE_BASE=TRUE NO_TEST=TRUE

SYNC MASTER=MARKVIDEO SYNC DATE=03/12/2009


### Display: Aliases

Apple Inc.	051-7863	D
	A.0.0	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


87 OF 110
SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K23 DAVE		SYNC DATE=01/05/2009	
BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH  PAGE 88 OF 110	SHEET  <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 89 OF 110
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	


Page Notes

Power aliases required by this page:  
 - =PP12V\_S0\_LCD  
 - =PP3V3\_S0\_VIDEO


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 IG, MXM, MLB\_PNL\_PWR, LCD\_PNL\_PWR

INTERNAL DP INTERFACE




PAGE TITLE		SYNC DATE=03/12/2009	
Display: Int DP Connector			
Apple Inc.		DESIGN NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
90 OF 110		OF TOTAL DESIGN SHEETS	



DisplayPort Mux 1  
Analog mux at External Connector


SYNC MASTER=MARKVIDEO		SYNC DATE=03/12/2009	
PAGE TITLE			
Display: BiDiVi Mux1			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7863	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
91 OF 110			
SHEET			
OF <TOTAL DESIGN SHEETS>			



### DisplayPort Equalizer & MUX 2

Note: INT\_PD = Internal Pulldown on this pin of >=100 kohms

#### AC caps for EQ AUX interception



SYNC MASTER=MASTER SYNC DATE=N/A


PAGE TITLE: BIDIVI DP MUX2


Apple Inc. DRAWING NUMBER: 051-7863 D REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

92 OF 110 SHEET OF TOTAL DESIGN SHEETS


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		<small>DRAWING NUMBER</small> 051-7863	<small>SIZE</small> D
		<small>REVISION</small> A.0.0	
<small>NOTICE OF PROPRIETARY PROPERTY:</small> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<small>BRANCH</small> 	<small>PAGE</small> 93 OF 110
		<small>SHEET</small> <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	




SYNC MASTER=MARKVIDEO		SYNC DATE=03/12/2009	
Display: Ext DP Connector			
Apple Inc.		DRAWING NUMBER	051-7863 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		94 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		OF	
IV ALL RIGHTS RESERVED		SHEET	


PANEL/BACKLIGHT CONTROL MUX



DisplayPort AUDIO MUX



BiDiVi MUX Enable




\*Some inputs listed below come up as outputs driven low under the SMC flasher Series R should prevent any issues on the inputs Outputs are OK as low by default


SMC Signals for BiDiVi

Inputs	SMC	Outputs	Default Values
VIDEO_ON	P21*	DPMUX_VIDEO_IN_SEL	0 0 0
AUXCH_P_STATE	P22*	BIDIVI_AUX_TERM_EN	0 0 0
AUXCH_N_STATE	P23*	BIDIVI_PNL_PWR_EN	0 0 0
SMC_DP_HPDP	P25*	BIDIVI_BKL_ON	x x x
SMC_PNL_BL_PWM	P26	BIDIVI_BKL_PWM	x x x
		BIDIVI_AUDIO_MUX_SEL	0 0 0

External AUX Channel and HPD Buffers & filters



AUX Bias Enable



SYNC MASTER=MARKVIDEO SYNC DATE=03/12/2009

**Display: BiDiVi Support**

Apple Inc.

CREATING NUMBER: 051-7863 D

REVISION: A.0.0


BRANCH:

PAGE: 95 OF 110

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	


SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		<small>DRAWING NUMBER</small> 051-7863	<small>SIZE</small> D
<small>NOTICE OF PROPRIETARY PROPERTY:</small> <small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</small>		<small>REVISION</small> A.0.0	
<small>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</small> <small>II NOT TO REPRODUCE OR COPY IT</small> <small>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</small> <small>IV ALL RIGHTS RESERVED</small>		<small>BRANCH</small>  <small>PAGE</small> 96 OF 110	
<small>IV ALL RIGHTS RESERVED</small> <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			




	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DESIGN NUMBER	SIZE
		051-7863	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		PAGE	
		97 OF 110	
		SHEET	
		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 98 OF 110	SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K22		SYNC DATE=12/02/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7863	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 99 OF 110
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	



**Memory Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_4QS	*	=40_OHM_SE	=40_OHM_SR	=40_OHM_SR	=40_OHM_SR	=STANDARD	=STANDARD
MEM_4QS_VDD	*	=40_OHM_SE	=40_OHM_SR	=40_OHM_SR	=40_OHM_SR	=STANDARD	=STANDARD
MEM_7QD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_7QD_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	=3:1_SPACING	?

**Memory Bus Spacing Group Assignments**

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DATA	*	MEM_DATA2MEM
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM\*-style wildcards!

**DDR2:**  
DQ signals should be matched within 20 ps of associated DQS pair.  
DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.  
All DQS pairs should be matched within 100 ps of clocks.  
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.  
A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.  
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

**DDR3:**  
DQ signals should be matched within 5 ps of associated DQS pair.  
DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps.  
No DQS to clock matching requirement.  
CLK intra-pair matching should be within 5 ps of CLK pairs.  
A/BA/cmd signals should be matched within 5 ps of CLK pairs.  
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3  
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

**MCP MEM COMP Signal Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	0.175 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

**Memory Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_7QD_VDD	MEM_CLK	MEM_CLK	MEM A CLK P<1..0> 15 33
MEM_7QD_VDD	MEM_CLK	MEM_CLK	MEM A CLK N<1..0> 15 33
MEM_7QD_VDD	MEM_CLK	MEM_CLK	MEM A CLK P<4..3> 16 33
MEM_7QD_VDD	MEM_CLK	MEM_CLK	MEM A CLK N<4..3> 16 33
MEM_4QS_VDD	MEM_CTRL	MEM_CTRL	MEM A CKE<3..0> 15 16 31
MEM_4QS_VDD	MEM_CTRL	MEM_CTRL	MEM A CS I<3..0> 15 16 31
MEM_4QS_VDD	MEM_CTRL	MEM_CTRL	MEM A ODT<3..0> 15 16 31
MEM_4QS_VDD	MEM_CMD	MEM_CMD	MEM A A<14..0> 15 31
MEM_4QS_VDD	MEM_CMD	MEM_CMD	MEM A BA<2..0> 15 31
MEM_4QS_VDD	MEM_CMD	MEM_CMD	MEM A RAS L 15 31
MEM_4QS_VDD	MEM_CMD	MEM_CMD	MEM A CAS L 15 31
MEM_4QS_VDD	MEM_CMD	MEM_CMD	MEM A WE L 15 31
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DQ<7..0> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DM<0> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DQ<15..8> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DM<1> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DQ<23..16> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DM<2> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DQ<31..24> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DM<3> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DQ<39..32> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DM<4> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DQ<47..40> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DM<5> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DQ<55..48> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DM<6> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DQ<63..56> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM A DM<7> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS P<0> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS N<0> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS P<1> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS N<1> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS P<2> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS N<2> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS P<3> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS N<3> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS P<4> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS N<4> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS P<5> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS N<5> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS P<6> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS N<6> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS P<7> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM A DQS N<7> 15 33
MEM_7QD_VDD	MEM_CLK	MEM_CLK	MEM B CLK P<1..0> 15 33
MEM_7QD_VDD	MEM_CLK	MEM_CLK	MEM B CLK N<1..0> 15 33
MEM_7QD_VDD	MEM_CLK	MEM_CLK	MEM B CLK P<4..3> 16 33
MEM_7QD_VDD	MEM_CLK	MEM_CLK	MEM B CLK N<4..3> 16 33
MEM_4QS_VDD	MEM_CTRL	MEM_CTRL	MEM B CKE<3..0> 15 16 32
MEM_4QS_VDD	MEM_CTRL	MEM_CTRL	MEM B CS I<3..0> 15 16 32
MEM_4QS_VDD	MEM_CTRL	MEM_CTRL	MEM B ODT<3..0> 15 16 32
MEM_4QS_VDD	MEM_CMD	MEM_CMD	MEM B A<14..0> 15 32
MEM_4QS_VDD	MEM_CMD	MEM_CMD	MEM B BA<2..0> 15 32
MEM_4QS_VDD	MEM_CMD	MEM_CMD	MEM B RAS L 15 32
MEM_4QS_VDD	MEM_CMD	MEM_CMD	MEM B CAS L 15 32
MEM_4QS_VDD	MEM_CMD	MEM_CMD	MEM B WE L 15 32
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DQ<7..0> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DM<0> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DQ<15..8> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DM<1> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DQ<23..16> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DM<2> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DQ<31..24> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DM<3> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DQ<39..32> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DM<4> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DQ<47..40> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DM<5> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DQ<55..48> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DM<6> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DQ<63..56> 15 33
MEM_4QS	MEM_DATA	MEM_DATA	MEM B DM<7> 15 33
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD 16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND 16

**Memory Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS P<0> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS N<0> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS P<1> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS N<1> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS P<2> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS N<2> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS P<3> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS N<3> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS P<4> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS N<4> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS P<5> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS N<5> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS P<6> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS N<6> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS P<7> 15 33
MEM_7QD	MEM_DQS	MEM_DQS	MEM B DQS N<7> 15 33
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD 16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND 16

SYNC MASTER=K22 SYNC DATE=09/02/2009

**Memory Constraints**

Apple Inc.	DRAWING NUMBER 051-7863	REV A.0.0
------------	----------------------------	--------------

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCI_E_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_E	*	=3X_DIELECTRIC	?	PCI_E	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCI_E	*	0.5 MM	?				
MCP_PEX_COMP	*	0.2 MM	?				

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?	SATA	TOP,BOTTOM	=3X_DIELECTRIC	?
SATA_TERM	*	0.2 MM	?				

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
<b>PCI_E GRAPHICS</b>				
	PCI_E_90D	PCI_E	PEG R2D C P<15..0>	9 86
	PCI_E_90D	PCI_E	PEG R2D C N<15..0>	9 86
	PCI_E_90D	PCI_E	PEG D2R P<15..0>	9 86
	PCI_E_90D	PCI_E	PEG D2R N<15..0>	9 86
	PCI_E_90D	PCI_E	MMX PCI_E R2D P<15..0>	84 86
	PCI_E_90D	PCI_E	MMX PCI_E R2D N<15..0>	84 86
	PCI_E_90D	PCI_E	MMX PCI_E D2R P<15..0>	84 86
	PCI_E_90D	PCI_E	MMX PCI_E D2R N<15..0>	84 86
<b>PCI_E I/O</b>				
	PCI_E_90D	PCI_E	PCI_E MINI R2D P	34
	PCI_E_90D	PCI_E	PCI_E MINI R2D N	34
	PCI_E_90D	PCI_E	PCI_E MINI R2D C P	17 34
	PCI_E_90D	PCI_E	PCI_E MINI R2D C N	17 34
	PCI_E_90D	PCI_E	PCI_E MINI R2D L P	34
	PCI_E_90D	PCI_E	PCI_E MINI R2D L N	34
	PCI_E_90D	PCI_E	PCI_E MINI D2R P	17 34
	PCI_E_90D	PCI_E	PCI_E MINI D2R N	17 34
	PCI_E_90D	PCI_E	PCI_E FW R2D P	41
	PCI_E_90D	PCI_E	PCI_E FW R2D N	41
	PCI_E_90D	PCI_E	PCI_E FW R2D C P	17 41
	PCI_E_90D	PCI_E	PCI_E FW R2D C N	17 41
	PCI_E_90D	PCI_E	PCI_E FW D2R P	17 41
	PCI_E_90D	PCI_E	PCI_E FW D2R N	17 41
	PCI_E_90D	PCI_E	PCI_E FW D2R C P	41
	PCI_E_90D	PCI_E	PCI_E FW D2R C N	41
<b>PCI_E REF CLOCKS</b>				
	CLK_PCI_E_100D	CLK_PCI_E	GPU CLK100M PCI_E P	9 87
	CLK_PCI_E_100D	CLK_PCI_E	GPU CLK100M PCI_E N	9 87
	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M MINI P	17 34
	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M MINI N	17 34
	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M MINI CON P	34
	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M MINI CON N	34
	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M FW P	17 41
	CLK_PCI_E_100D	CLK_PCI_E	PCI_E CLK100M FW N	17 41
<b>SATA</b>				
	SATA_100D	SATA	SATA HDD R2D C P	20 45
	SATA_100D	SATA	SATA HDD R2D C N	20 45
	SATA_100D	SATA	SATA HDD R2D P	45 110
	SATA_100D	SATA	SATA HDD R2D N	45 110
	SATA_100D	SATA	SATA HDD D2R P	20 45
	SATA_100D	SATA	SATA HDD D2R N	20 45
	SATA_100D	SATA	SATA HDD D2R C P	45 110
	SATA_100D	SATA	SATA HDD D2R C N	45 110
	SATA_100D	SATA	SATA ODD R2D C P	20 45
	SATA_100D	SATA	SATA ODD R2D C N	20 45
	SATA_100D	SATA	SATA ODD R2D P	45 110
	SATA_100D	SATA	SATA ODD R2D N	45 110
	SATA_100D	SATA	SATA ODD D2R P	20 45
	SATA_100D	SATA	SATA ODD D2R N	20 45
	SATA_100D	SATA	SATA ODD D2R C P	45 110
	SATA_100D	SATA	SATA ODD D2R C N	45 110
	MCP_50G	SATA_TERM	MCP SATA TERM	20
<b>MISC</b>				
	MCP_50G	MCP_PEX_COMP	MCP PEX CLK COMP	17
	MCP_PV_COMP	MCP_PEX_COMP	MCP IFPAB RSET	18 26
	MCP_50G	MCP_PEX_COMP	MCP IFPAB VPROBE	18 26
			PM SLP S3 L	9 21
			PM SLP S4 L	21 70

SYNC MASTER=K22 SYNC DATE=09/02/2009

**MCP Constraints 1**

Apple Inc.

051-7863 D

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

102 OF 110 SHEETS

11/22/08

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

D SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

C SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

C SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

C SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	0.2 MM	?

B SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

B SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

B SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

### XTAL Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_MCP_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
			PCI REQ0 L	19
			PCI REQ1 L	19
			PCI_CLK33M MCP_R	19
			PCI_CLK33M MCP	19
			LPC AD<3..0>	19 49 51
			LPC AD R<3..0>	19
			LPC FRAME L	19 49 51
			LPC FRAME R L	19
			LPC RESET L	9 19
			LPC_CLK33M SMC_R	9 19
			LPC_CLK33M SMC	9 49
			LPC_CLK33M LPCPLUS	9 51
			PM_CLK32K SUSCLK_R	9 21
			PM_CLK32K SUSCLK	9 49
			MCP_USB_RBIA5_GND	20
			USB_EXTA_P	20 46
			USB_EXTA_N	20 46
			USB_PORT0_P	46
			USB_PORT0_N	46
			USB_EXTB_P	20 46
			USB_EXTB_N	20 46
			USB_PORT1_P	46
			USB_PORT1_N	46
			USB_EXTC_P	20 46
			USB_EXTC_N	20 46
			USB_PORT2_P	46
			USB_PORT2_N	46
			USB_EXTD_P	20 46
			USB_EXTD_N	20 46
			USB_D_MIXED_P	46
			USB_D_MIXED_N	46
			USB_PORT3_P	46
			USB_PORT3_N	46
			USB_CAMERA_P	20 47
			USB_CAMERA_N	20 47
			USB_CAMERA_L_P	47 110
			USB_CAMERA_L_N	47 110
			USB_BT_P	20 47
			USB_BT_N	20 47
			USB_BT_L_P	47 110
			USB_BT_L_N	47 110
			USB_IR_P	20 47
			USB_IR_N	20 47
			USB_IR_L_P	47 110
			USB_IR_L_N	47 110
			USB_SDCARD_P	20 47
			USB_SDCARD_N	20 47
			USB_SDCARD_L_P	47 110
			USB_SDCARD_L_N	47 110
			SPI_CLK_R	21 51 61
			SPI_CLK	61
			SPI_MOSI_R	21 51 61
			SPI_MOSI	61
			SPI_MISO	21 51 61
			SPI_MISO_R	61
			SPI_CS0_R_L	21 51
			SPI_CS0_L	51
			HDA_BIT_CLK	21 62
			MCP_HDA_PULLDN_COMP	21
			HDA_BIT_CLK_R	21
			HDA_RST_L	21 62
			HDA_RST_R_L	21
			HDA_SDOUT	21 62
			HDA_SDOUT_R	21
			HDA_SYNC	21 62
			HDA_SYNC_R	21
			HDA_SDINO	21 62
			AUD_SDI_R	62
			AUD_SPDIF_IN	6 66
			AUD_SPDIF_OUT	62 66
			AUD_SPDIF_CHIP	62
			MCP_CLK25M_XTALOUT	21 28
			MCP_CLK25M_XTALIN	21 28
			RTC_CLK32K_XTALOUT	21 28
			RTC_CLK32K_XTALIN	21 28

SYNC MASTER=K22 SYNC DATE=09/02/2009

MCP Constraints 2

Apple Inc.

051-7863 D

A.0.0

103 OF 110

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
ENET_MII_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

RTL8211CLGR (ETHERNET PHY) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	MCP_MII_COMP		MCP_MII_COMP_VDD	18
	MCP_MII_COMP		MCP_MII_COMP_GND	18
	ENET_MII_558	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	18 38
	ENET_MII_558	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	37 38
	ENET_MII_558	ENET_MII	ENET_MDIO	18 37
	ENET_MII_558	ENET_MII	ENET_MDC	18 37
	ENET_MII_558	ENET_MII	ENET_CLK125M_RXCLK	18 37
	ENET_MII_558	ENET_MII	ENET_CLK125M_RXCLK_R	37
	ENET_MII_558	ENET_MII	ENET_RXD<0>	18 37
	ENET_MII_558	ENET_MII	ENET_RXD_R<0>	37
	ENET_MII_558	ENET_MII	ENET_RXD<3..1>	18 37
	ENET_MII_558	ENET_MII	ENET_RXD_R<3..1>	37
	ENET_MII_558	ENET_MII	ENET_RX_CTRL	18 37
	ENET_MII_558	ENET_MII	ENET_RXCTL_R	37
	ENET_MII_558	ENET_MII	ENET_CLK125M_TXCLK	18 37
	ENET_MII_558	ENET_MII	ENET_TXD<0>	18 37
	ENET_MII_558	ENET_MII	ENET_TXD<3..1>	18 37
	ENET_MII_558	ENET_MII	ENET_TX_CTRL	18 37
	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0>	37 39
	ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0>	37 39
	ENET_MDI_100D	ENET_MDI	ENET_MDI_T_P<3..0>	39
	ENET_MDI_100D	ENET_MDI	ENET_MDI_T_N<3..0>	39

SYNC MASTER=K22 SYNC DATE=09/02/2009

Ethernet Constraints

Apple Inc. 051-7863 D

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

104 OF 110 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>










FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	7

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
   PORT 1 & 2 NOT USED	FW_110D	FW_TP	FW_PORT0_TPA_P	42 43
	FW_110D	FW_TP	FW_PORT0_TPA_N	42 43
	FW_110D	FW_TP	FW_PORT0_TPB_P	42 43
	FW_110D	FW_TP	FW_PORT0_TPB_N	42 43
   	FW_110D	FW_TP	FW_P0_TPA_L_P	42
	FW_110D	FW_TP	FW_P0_TPA_L_N	42
	FW_110D	FW_TP	FW_P0_TPB_L_P	42
	FW_110D	FW_TP	FW_P0_TPB_L_N	42

D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=K22 SYNC DATE=09/02/2009

FireWire Constraints

Apple Inc.

051-7863 D

REVISION A.0.0

BRANCH

105 OF 110 SHEET

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

8 7 6 5 4 3 2 1

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	smb_558	smb	SMBUS SMC A S3_SCL 52
	smb_558	smb	SMBUS SMC A S3_SDA 52
	smb_558	smb	SMBUS SMC B S0_SCL 52
	smb_558	smb	SMBUS SMC B S0_SDA 52
	smb_558	smb	SMBUS SMC 0 S0_SCL 52
	smb_558	smb	SMBUS SMC 0 S0_SDA 52
	smb_558	smb	SMBUS SMC BSA_SCL 52
	smb_558	smb	SMBUS SMC BSA_SDA 52
	smb_558	smb	SMBUS SMC MGMT_SCL 42 106
	smb_558	smb	SMBUS SMC MGMT_SDA 42 106
	smb_558	smb	SMBUS SMC MGMT_SCL 42 106
	smb_558	smb	SMBUS SMC MGMT_SDA 42 106
	smb_558	smb	SMBUS MCP 0_CLK 13 21 52
	smb_558	smb	SMBUS MCP 0_DATA 13 21 52

D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=K22 SYNC DATE=09/02/2009

SMC Constraints

Apple Inc. 051-7863 D

REVISION A.0.0

BRANCH

PAGE 106 OF 110

SHEET

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	0.08MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	0.5 MM	0.5 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP_BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	3:1_SPACING
DISPLAYPORT	POWER	*	PWR_P2MM
DISPLAYPORT	GND	*	GND_P2MM

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.  
 SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

ELECTRICAL_CONSTRAINT_SET ASSIGNED IN CONT. MGR.	NET_TYPE			
	PHYSICAL	SPACING		
	DP_100D	DISPLAYPORT	MXM DP A ML P<3..0>	04 91
	DP_100D	DISPLAYPORT	MXM DP A ML N<3..0>	04 91
	DP_100D	DISPLAYPORT	MXM DP A ML C P<3..0>	04 91
	DP_100D	DISPLAYPORT	MXM DP A ML C N<3..0>	04 91
	DP_100D	DISPLAYPORT	MXM DP A ML EQ P<3..0>	04 91
	DP_100D	DISPLAYPORT	MXM DP A ML EQ N<3..0>	04 91
	DP_100D	DISPLAYPORT	MXM DP A AUX P	04 91
	DP_100D	DISPLAYPORT	MXM DP A AUX N	04 91
	DP_100D	DISPLAYPORT	MXM DP A AUX C P	04 91
	DP_100D	DISPLAYPORT	MXM DP A AUX C N	04 91
	DP_100D	DISPLAYPORT	DP EXT LINK P<3..0>	04 94
	DP_100D	DISPLAYPORT	DP EXT LINK N<3..0>	04 94
	DP_100D	DISPLAYPORT	DP EXT LINK C P<3..0>	04 94
	DP_100D	DISPLAYPORT	DP EXT LINK C N<3..0>	04 94
	DP_100D	DISPLAYPORT	DP EXT AUXCH P	04 94 95
	DP_100D	DISPLAYPORT	DP EXT AUXCH N	04 94 95
	DP_100D	DISPLAYPORT	DP ML CONN P<3..0>	04 94
	DP_100D	DISPLAYPORT	DP ML CONN N<3..0>	04 94
	DP_100D	DISPLAYPORT	MXM DP C ML P<3..0>	04 92
	DP_100D	DISPLAYPORT	MXM DP C ML N<3..0>	04 92
	DP_100D	DISPLAYPORT	MXM DP C ML C P<3..0>	04 92
	DP_100D	DISPLAYPORT	MXM DP C ML C N<3..0>	04 92
	DP_100D	DISPLAYPORT	MXM DP C AUX P	04 92
	DP_100D	DISPLAYPORT	MXM DP C AUX N	04 92
	DP_100D	DISPLAYPORT	MXM DP C AUX C P	04 92
	DP_100D	DISPLAYPORT	MXM DP C AUX C N	04 92
	DP_100D	DISPLAYPORT	DP INT LINK P<3..0>	04 90
	DP_100D	DISPLAYPORT	DP INT LINK N<3..0>	04 90
	DP_100D	DISPLAYPORT	DP INT LINK CONN P<3..0>	04 90
	DP_100D	DISPLAYPORT	DP INT LINK CONN N<3..0>	04 90
	DP_100D	DISPLAYPORT	DP INT AUXCH P	04 90
	DP_100D	DISPLAYPORT	DP INT AUXCH N	04 90
	DP_100D	DISPLAYPORT	DP MUX P<3..0>	04 92
	DP_100D	DISPLAYPORT	DP MUX N<3..0>	04 92
	DP_100D	DISPLAYPORT	DP MUX AUXCH P	04 92 107
	DP_100D	DISPLAYPORT	DP MUX AUXCH N	04 92 107
	DP_100D	DISPLAYPORT	DP MUX AUXCH P	04 92 107
	DP_100D	DISPLAYPORT	DP MUX AUXCH N	04 92 107
	DP_100D	DISPLAYPORT	DP TX EQ AUXCH P	04 91
	DP_100D	DISPLAYPORT	DP TX EQ AUXCH N	04 91
	DP_100D	DISPLAYPORT	DP EQIZ AUXCH P	04 92
	DP_100D	DISPLAYPORT	DP EQIZ AUXCH N	04 92
	MCP_DV_COMP		MCP HDMI RSET	18 26
	MCP_DV_COMP		MCP HDMI VPROBE	18 26

SYNC MASTER=MASTER SYNC DATE=N/A

Graphics Constraints

Apple Inc.

DRAWING NUMBER: 051-7863 D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 107 OF 110 SHEET

107 OF 110 SHEET

107 OF 110 SHEET

8

7

6

5

4

3

2

1

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PPDDR_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PPDDR_MEM	*	PWR_P2MM
MEM_CMD	PPDDR_MEM	*	PWR_P2MM
MEM_CTRL	PPDDR_MEM	*	PWR_P2MM
MEM_DATA	PPDDR_MEM	*	PWR_P2MM
MEM_DQS	PPDDR_MEM	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTR	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
AUDIO	*	*	AUDIO


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	TOP	VERRIDE	VERRIDE	0.1 MM	600 MIL	VERRIDE	VERRIDE
MEM_40S_VDD	TOP	VERRIDE	VERRIDE	0.1 MM	600 MIL	VERRIDE	VERRIDE
MEM_70D	TOP	VERRIDE	VERRIDE	0.1 MM	600 MIL	VERRIDE	VERRIDE
PCIE_90D	TOP	VERRIDE	VERRIDE	500 MIL	VERRIDE	VERRIDE	VERRIDE
USB_90D	TOP	VERRIDE	VERRIDE	500 MIL	VERRIDE	VERRIDE	VERRIDE
MCP_DV_COMP	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_MEM_COMP	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_M11_COMP	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_USB_KBIAS	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
MCP_DV_COMP	*	VERRIDE	VERRIDE	0.25 MM	250 MIL	VERRIDE	VERRIDE
CPU_27P4S	BOTTOM	VERRIDE	VERRIDE	0.23 MM	100 MIL	VERRIDE	VERRIDE

### K50/K51 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
		PPDDR_MEM	=PP1V5 S3 MEM A	6 30 31
		PPDDR_MEM	=PP1V5 S3 MEM B	6 30 32
		SWITCHNODE	VR_CPU SW1	72
		SWITCHNODE	VR_CPU SW2	72
		SWITCHNODE	VR_CPU SW3	72
		SWITCHNODE	1V8_SW	72
		SWITCHNODE	1V185_SW	79
		SWITCHNODE	PVTT50 PHASE	74
		SWITCHNODE	3V3S5_SW	74
		SWITCHNODE	5V83_SW	73
		SWITCHNODE	MPCORE50 PHASE	74
	THERM_DIFF	THERMAL	SNS_T_DP1 DN6	55
	THERM_DIFF	THERMAL	SNS_T_DP1 DP6	55
	THERM_DIFF	THERMAL	SNS_T_DP2 DN3	55
	THERM_DIFF	THERMAL	SNS_T_DP2 DP3	55
	THERM_DIFF	THERMAL	CPU_THERMD_P	11 55
	THERM_DIFF	THERMAL	CPU_THERMD_N	11 55
	THERM_DIFF	THERMAL	SNS_T_DP4 DN5	55
	THERM_DIFF	THERMAL	SNS_T_DP4 DP5	55
	THERM_DIFF	THERMAL	MCP_THMDIODE_P	21 55
	THERM_DIFF	THERMAL	MCP_THMDIODE_N	21 55
	THERM_DIFF	THERMAL	MXM_PWSRC_SENSOR_P	53
	THERM_DIFF	THERMAL	MXM_PWSRC_SENSOR_N	53
	THERM_DIFF	THERMAL	SENSE_1V5_S0_P	54
	THERM_DIFF	THERMAL	SENSE_1V5_S0_N	54
	THERM_DIFF	THERMAL	SNS_LCD_P	55 110
	THERM_DIFF	THERMAL	SNS_LCD_N	55 110
	THERM_DIFF	THERMAL	SNS_ODD_P	55 110
	THERM_DIFF	THERMAL	SNS_ODD_N	55 110
	THERM_DIFF	THERMAL	SNS_CPU_H_P	55
	THERM_DIFF	THERMAL	SNS_CPU_H_N	55
	THERM_DIFF	THERMAL	SNS_MCP_P	55
	THERM_DIFF	THERMAL	SNS_MCP_N	55
	THERM_DIFF	THERMAL	SNS_AMB_P	55 110
	THERM_DIFF	THERMAL	SNS_AMB_N	55 110
	THERM_DIFF	THERMAL	SNS_MXM_P	55
	THERM_DIFF	THERMAL	SNS_MXM_N	55
	SNS_DIFF	THERMAL	VR_CPU_ISNS1_P	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS1_N	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS1_R_P	71
	SNS_DIFF	THERMAL	VR_CPU_ISNS1_R_N	71
	SNS_DIFF	THERMAL	VR_CPU_ISNS2_P	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS2_N	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS2_R_P	71
	SNS_DIFF	THERMAL	VR_CPU_ISNS2_R_N	71
	SNS_DIFF	THERMAL	VR_CPU_ISNS3_P	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS3_N	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS3_R_P	71
	SNS_DIFF	THERMAL	VR_CPU_ISNS3_R_N	71
		THERMAL	SMC_CPU_ISENSE	49 53
		THERMAL	VR_CPU_IOUT	53 71
		THERMAL	VR_ISNS_CPU_P	53
		THERMAL	VR_ISNS_CPU_N	53
		THERMAL	SNS_PS_CPU_ISNS	53
		THERMAL	SMC_CPU_VSENSE	49 53
		THERMAL	CPU_VCC_SENSE	12 53
		THERMAL	SMC_GPU_VSENSE	49 53
		THERMAL	SMC_GPU_ISENSE	49 53
		THERMAL	SMC_1V5_S0_ISENSE	50 54
		THERMAL	SMC_1V5_S0_ISENSE_R	54
		THERMAL	SMC_1V5_S0_VSENSE	50 54
		THERMAL	SMC_MCP_CORE_ISENSE	50 54
		THERMAL	SMC_MCP_CORE_VSENSE	50 54
		THERMAL	MPCORE50_IMON	54 74
		THERMAL	CPU_PECI_L	11 55
		THERMAL	SMB_PECI_L	55
		THERMAL	CPU_PECI_MCP	14 55
		THERMAL	HDD_OOB_TEMP_FILT	55
		THERMAL	HDD_OOB_TEMP	55
		THERMAL	HDD_OOB_TEMP_R	55
		THERMAL	SMC_HDD_OOB_TEMP	55

SYNC MASTER=K22 SYNC DATE=09/02/2009  
 PAGE TITLE K22/K23 SPECIFIC CONSTRAINTS

 Apple Inc.	DRAWING NUMBER	051-7863
	REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 108 OF 110

8

7

6

5

4

3

2

1

K50/K51 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.300 MM	0.085 MM	=STANDARD		
27P4_OHM_SE	*	Y	0.275 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD		
40_OHM_SE	*	Y	0.15 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	TOP,BOTTOM	Y	0.151 MM	0.085 MM	=STANDARD		
42_OHM_SE	*	Y	0.136 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.076 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.155 MM	0.085 MM	=STANDARD	0.135 MM	0.1 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.085 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	*	POWER_WIDTH
VR_CTL_PHY	*	POWER_WIDTH

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.6 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_PCI	*	BGA_P1MM	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MCP_FSB_COMP	*	BGA_P1MM	BGA_P2MM
MCP_MEM_COMP	*	BGA_P1MM	BGA_P2MM
MCP_PEX_COMP	*	BGA_P1MM	BGA_P2MM

SYNC MASTER=K22 SYNC DATE=09/02/2009

K22/K23 RULE DEFINITIONS

Apple Inc.		DRAWING NUMBER 051-7863	REVISION A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 109 OF 110	SHEET 1

CONSTRAINTS ARE BASED ON MCP79 DESIGN GUIDE DG-03328-001\_V06  
PCI, LPC, SMB, HDA, SPI, RGMII, SMBUS ARE ROUTED AS 55 OHM SE SIGNALS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

J4700 USB CAMERA  
 103 47 USB\_CAMERA\_I\_P FUNC TEST-TRUP  
 103 47 USB\_CAMERA\_I\_N FUNC TEST-TRUP  
 1 PP5V\_S3\_REG Testpoint near J4700  
 2 Ground Testpoints near J4700

J4750 USB CARD READER  
 103 47 USB\_SDCARD\_I\_P FUNC TEST-TRUP  
 103 47 USB\_SDCARD\_I\_N FUNC TEST-TRUP  
 1 PP3V3\_S3 Testpoint near J4750  
 2 Ground Testpoints near J4750

J4720 USB BLUETOOTH  
 103 47 USB\_BT\_I\_P FUNC TEST-TRUP  
 103 47 USB\_BT\_I\_N FUNC TEST-TRUP  
 1 PP3V3\_S3 Testpoint near J4720  
 2 Ground Testpoints near J4720

J4780 IR BOARD  
 103 47 USB\_IR\_I\_P FUNC TEST-TRUP  
 103 47 USB\_IR\_I\_N FUNC TEST-TRUP  
 1 PP5V\_S3\_REG Testpoint near J4780  
 2 Ground Testpoints near J4780

J4520 SATA ODD (HIGH SPEED)  
 102 45 SATA\_ODD\_R2D\_P FUNC TEST-TRUP  
 102 45 SATA\_ODD\_R2D\_N FUNC TEST-TRUP  
 102 45 SATA\_ODD\_D2R\_C\_N FUNC TEST-TRUP  
 102 45 SATA\_ODD\_D2R\_C\_P FUNC TEST-TRUP  
 49 45 SMC\_ODD\_DETECT FUNC TEST-TRUP  
 1 PP5V\_S0 Testpoint near J4520  
 5 Ground Testpoints near J4520

J4510 SATA HDD (HIGH SPEED)  
 102 45 SATA\_HDD\_R2D\_P FUNC TEST-TRUP  
 102 45 SATA\_HDD\_R2D\_N FUNC TEST-TRUP  
 102 45 SATA\_HDD\_D2R\_C\_N FUNC TEST-TRUP  
 102 45 SATA\_HDD\_D2R\_C\_P FUNC TEST-TRUP  
 3 Ground Testpoints near J4510

J5520 ANALOG LCD TEMP SENSOR  
 108 55 SNS\_LCD\_P FUNC TEST-TRUP  
 108 55 SNS\_LCD\_N FUNC TEST-TRUP

J5521 AMBIENT TEMP SENSOR  
 108 55 SNS\_AMB\_P FUNC TEST-TRUP  
 108 55 SNS\_AMB\_N FUNC TEST-TRUP

J5551 ODD TEMP SENSOR  
 108 55 SNS\_ODD\_P FUNC TEST-TRUP  
 108 55 SNS\_ODD\_N FUNC TEST-TRUP

J5600 ODD FAN  
 56 FAN\_0\_PWR\_L FUNC TEST-TRUP  
 56 FAN\_TACH0\_L FUNC TEST-TRUP  
 56 PP12V\_S0\_FAN0\_L FUNC TEST-TRUP  
 56 FAN\_0\_GND FUNC TEST-TRUP

J5700 CPU FAN  
 57 FAN\_2\_PWR\_L FUNC TEST-TRUP  
 57 FAN\_TACH2\_L FUNC TEST-TRUP  
 57 PP12V\_S0\_FAN2\_L FUNC TEST-TRUP  
 57 FAN\_2\_GND FUNC TEST-TRUP

J5601 HD FAN  
 56 FAN\_1\_PWR\_L FUNC TEST-TRUP  
 56 FAN\_TACH1\_L FUNC TEST-TRUP  
 56 PP12V\_S0\_FAN1\_L FUNC TEST-TRUP  
 56 FAN\_1\_GND FUNC TEST-TRUP

J6601 AUDIO MICROPHONE  
 66 AUD\_MIC\_IN1\_N\_CONN FUNC TEST-TRUP  
 66 GND\_AUDIO\_MIC1\_CONN FUNC TEST-TRUP  
 66 AUD\_MIC\_IN1\_P\_CONN FUNC TEST-TRUP  
 1 Ground Testpoint near J6601

J6602 AUDIO RIGHT SPEAKER  
 66 AUD\_SPKR\_OUTLO2R\_P FUNC TEST-TRUP  
 66 AUD\_SPKR\_OUTLO2R\_N FUNC TEST-TRUP  
 66 AUD\_SPKR\_OUTLO1R\_P FUNC TEST-TRUP  
 66 AUD\_SPKR\_OUTLO1R\_N FUNC TEST-TRUP

J6603 AUDIO LEFT SPEAKER  
 66 AUD\_SPKR\_OUTLO2L\_P FUNC TEST-TRUP  
 66 AUD\_SPKR\_OUTLO2L\_N FUNC TEST-TRUP  
 66 AUD\_SPKR\_OUTLO1L\_P FUNC TEST-TRUP  
 66 AUD\_SPKR\_OUTLO1L\_N FUNC TEST-TRUP

GND 16 TP16 FUNC TEST-TRUP  
 MIN\_ALLOWED\_TPS16 1

PP3V3\_S3 2 TP18 FUNC TEST-TRUP  
 MIN\_ALLOWED\_TPS2 2

PP5V\_S3\_REG 2 TP19 FUNC TEST-TRUP  
 MIN\_ALLOWED\_TPS2 2

PP5V\_S0 2 TP20 FUNC TEST-TRUP  
 MIN\_ALLOWED\_TPS1 1

SYNC MASTER=K22		SYNC DATE=09/02/2009	
PAGE TITLE K22/K23 ICT/FCT			
	Apple Inc.		DRAWING NUMBER 051-7863 D
			REVISION A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BIBANCH PAGE 110 OF 110 SHEET
CURRENT DESIGN SHEET			OF TOTAL DESIGN SHEETS