

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbwx.com

SCHEM, MLB, KEPLER, 2PHASE, D2

FSB, 5/9/2012

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2012-05-09

D

D

Page	Contents	Sync	Date
1	Table of Contents	D2_KEPLER	01/13/2012
2	System Block Diagram	D2_KEPLER	01/13/2012
3	Power Block Diagram	D2_KEPLER	01/13/2012
4	Revision History	D2_KEPLER	01/13/2012
5	BOM Configuration	D2_KEPLER	01/13/2012
6	BOM Variants	D2_KEPLER	01/13/2012
7	Functional / ICT Test	D2_KEPLER	01/13/2012
8	Power Aliases	D2_KEPLER	01/13/2012
9	Signal Aliases	D2_KEPLER	01/13/2012
10	CPU DMI/PEG/FDI/RSVD	D2_KEPLER	01/13/2012
11	CPU CLOCK/MISC/JTAG	D2_KEPLER	01/13/2012
12	CPU DDR3 INTERFACES	D2_KEPLER	01/13/2012
13	CPU POWER	D2_KEPLER	01/13/2012
14	CPU POWER AND GND	D2_KEPLER	01/13/2012
15	CPU DECOUPLING-I	D2_SEAN	03/05/2012
16	CPU DECOUPLING-II	D2_SEAN	03/05/2012
17	PCH SATA/PCIe/CLK/LPC/SPI	D2_KEPLER	01/13/2012
18	PCH DMI/FDI/PM/Graphics	D2_KEPLER	01/13/2012
19	PCH PCI/USB/TP/RSVD	D2_KEPLER	01/13/2012
20	PCH GPIO/MISC/NCTF	D2_KEPLER	01/13/2012
21	PCH POWER	D2_CLEAN	03/19/2012
22	PCH GROUNDS	D2_KEPLER	01/13/2012
23	PCH DECOUPLING	D2_CLEAN	03/19/2012
24	CPU & PCH XDP	D2_KEPLER	01/13/2012
25	Chipset Support	D2_KEPLER	01/13/2012
26	USB HUB & MUX	D2_KEPLER	01/13/2012
27	CPU Memory S3 Support	D2_KEPLER	01/13/2012
28	DDR3 SDRAM Bank A (1 OF 2)	D2_KEPLER	01/13/2012
29	DDR3 SDRAM Bank A (2 OF 2)	D2_KEPLER	01/13/2012
30	DDR3 SDRAM Bank B (1 OF 2)	D2_KEPLER	01/13/2012
31	DDR3 SDRAM Bank B (2 OF 2)	D2_KEPLER	01/13/2012
32	DDR3 Termination	D2_KEPLER	01/13/2012
33	DDR3/FRAMEBUF VREF MARGINING	D2_KEPLER	01/13/2012
34	X29/ALS/CAMERA CONNECTOR	D2_KEPLER	01/13/2012
35	Thunderbolt Host (1 of 2)	D2_KEPLER	01/13/2012
36	Thunderbolt Host (2 of 2)	D2_KEPLER	01/13/2012
37	Thunderbolt Power Support	D2_KEPLER	01/13/2012
38	RIO CONNECTOR	D2_KEPLER	01/13/2012
39	SSD CONNECTOR	D2_KEPLER	01/13/2012
40	USB 3.0 CONNECTORS	D2_KEPLER	01/13/2012
41	SMC	D2_KEPLER	01/13/2012
42	SMC Support	D2_KEPLER	01/13/2012
43	LPC+SPI Debug Connector	D2_KEPLER	01/13/2012
44	SMBus Connections	D2_KEPLER	01/13/2012
45	Voltage & Load Side Current Sensing	D2_SEAN	03/05/2012

Page	Contents	Sync	Date
46	High Side and CPU/AXG Current Sensing	D2_SEAN	03/05/2012
47	Thermal Sensors	D2_SEAN	03/05/2012
48	Fan Connectors	D2_KEPLER	01/13/2012
49	KEYBOARD/TRACKPAD (1 OF 2)	D2_KEPLER	01/13/2012
50	KEYBOARD/TRACKPAD (2 OF 2)	D2_KEPLER	01/13/2012
51	DIGITAL ACCELEROMETER & GYRO	D2_KEPLER	01/13/2012
52	SPI ROM	D2_KEPLER	01/13/2012
53	AUDIO: CODEC/REGULATOR	D2_CARA	03/16/2012
54	AUDIO: HEADPHONE FILTER	D2_CARA	03/16/2012
55	AUDIO: IV SENSE	D2_CARA	03/16/2012
56	AUDIO: IV SENSE FILTER	D2_CARA	03/16/2012
57	AUDIO: SPEAKER AMP	D2_CARA	03/16/2012
58	AUDIO: JACK	D2_CARA	03/16/2012
59	AUDIO: JACK TRANSLATORS	D2_CARA	03/16/2012
60	DC-In & Battery Connectors	D2_KEPLER	01/13/2012
61	PBus Supply & Battery Charger	D2_KEPLER	01/13/2012
62	System Agent Supply	D2_KEPLER	01/13/2012
63	5V / 3.3V Power Supply	D2_KEPLER	01/13/2012
64	1V5R1V35V DDR3 SUPPLY	D2_KEPLER	01/13/2012
65	CPU IMVP7 & AXG VCore Regulator	D2_SEAN	03/05/2012
66	CPU IMVP7 & AXG VCore Output	D2_SEAN	03/05/2012
67	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	D2_KEPLER	01/13/2012
68	Misc Power Supplies	D2_KEPLER	01/13/2012
69	Power FETs	D2_KEPLER	01/13/2012
70	Power Control 1/ENABLE	D2_KEPLER	01/13/2012
71	KEPLER PCI-E	D2_KEPLER	01/13/2012
72	KEPLER CORE/FB POWER	D2_SEAN	03/05/2012
73	KEPLER FRAME BUFFER I/F	D2_SEAN	03/05/2012
74	1V05 GPU / 1V35 FB POWER SUPPLY	D2_SEAN	03/05/2012
75	GDDR5 Frame Buffer A	D2_SEAN	03/05/2012
76	GDDR5 Frame Buffer B	D2_SEAN	03/05/2012
77	KEPLER EDP/DP/GPIO	D2_SEAN	03/05/2012
78	KEPLER GPIOs,CLK & STRAPS	D2_SEAN	03/05/2012
79	KEPLER PEX PWR/GNDS	D2_SEAN	03/05/2012
80	GFX IMVP VCore Regulator	D2_SEAN	03/05/2012
81	eDP Display Connector	D2_KEPLER	01/13/2012
82	eDP Mux	D2_SEAN	03/05/2012
83	eDP Muxed Graphics Support	D2_SEAN	03/05/2012
84	Thunderbolt Connector A	D2_KEPLER	01/13/2012
85	Thunderbolt Connector B	D2_KEPLER	01/13/2012
86	LCD Backlight Driver (LP8545)	D2_KEPLER	01/13/2012
87	PCH VCCIO (1.05V) POWER SUPPLY	D2_KEPLER	01/13/2012
88	Power Sequencing EG/PCH S0	D2_KEPLER	01/13/2012
89	CPU Constraints	D2_KEPLER	01/13/2012
90	Memory Constraints	D2_KEPLER	01/13/2012

Page	Contents	Sync	Date
91	PCH Constraints 1	D2_KEPLER	01/13/2012
92	PCH Constraints 2	D2_KEPLER	01/13/2012
93	Thunderbolt Constraints	D2_KEPLER	01/13/2012
94	SMC Constraints	D2_KEPLER	01/13/2012
95	GPU (Kepler) CONSTRAINTS	D2_KEPLER	01/13/2012
96	Project Specific Constraints	D2_CLEAN	03/15/2012
97	PCB Rule Definitions	D2_KEPLER	01/13/2012
98	DEBUG SENSORS AND ADC	D2_SEAN	03/05/2012
99	SMC12 SENSORS EXTENDED	D2_KEPLER	01/13/2012

C

C

B

B

A


A

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9589	1	SCHEM,MLB,KEPLER_2PHASE,D2	SCH	CRITICAL	
820-3332	1	PCBF,MLB,KEPLER_2PHASE,D2	PCB	CRITICAL	


DRAWING
 TITLE=MLB
 ABBREV=ABBREV
 LAST_MODIFIED=Wed May 9 13:50:52 2012

DRAWING TITLE		SCHEM,MLB,KEPLER,2PHASE,D2	
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	1 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	1 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		2 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		2 OF 99	
IV ALL RIGHTS RESERVED			


D2 POWER SYSTEM ARCHITECTURE



www.qdzbwx.com

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Power Block Diagram		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		3 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		3 OF 99	



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Revision History			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	4 OF 132	
	SHEET	4 OF 99	

BOM Variants (continued on CSA 6)

Table with columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Lists various BOM variants for PCBAs, including details like CPU, memory, and other components.

BOM Groups

Table with columns: BOM GROUP, BOM OPTIONS. Lists BOM groups such as D2_COMMON, D2_COMMON1, D2_COMMON2, D2_PVB, D2_PROGPARTS, D2_DEVEL:ENG, D2_DEVEL:FSB, and IVB_PPT_XDP.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists module parts like capacitors, insulators, and labels.

PD Parts

Bar Code Labels / EEEE #'s (continued on CSA 6)

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists bar code labels and EEEE numbers for various components.

Programmables

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists programmable components like fuses and EPROMs.

DRAM VREF Configs

Table with columns: BOM GROUP, BOM OPTIONS. Lists DRAM VREF configurations for different memory modules.

DRAM SPD Straps

Table with columns: BOM GROUP, BOM OPTIONS. Lists DRAM SPD straps for various memory modules.

DEVELOPMENT/BASE BOM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists development and base BOM items.

SMC

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists SMC components.

EFI ROM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists EFI ROM components.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate parts for various components.

BOM Configuration box containing Apple Inc. logo, drawing number (051-9589), revision (4.18.0), and a notice of proprietary property.

BOM Variants (continued from CSA 5)

Bar Code Labels / EEEE #'s (continued from CSA 5)

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3382	PCBA, 2.3G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DY41	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_HYNIX_A_DIE, EEEE:DY41, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3383	PCBA, 2.3G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DY42	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_SAMSUNG, EEEE:DY42, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3445	PCBA, 2.3G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DYJ5	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_HYNIX_A_DIE, EEEE:DYJ5, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3446	PCBA, 2.3G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DYJ6	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_SAMSUNG, EEEE:DYJ6, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2818	PCBA, 2.6G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRF0	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_HYNIX_A_DIE, EEEE:DRF0, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2820	PCBA, 2.6G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDP	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_SAMSUNG, EEEE:DRDP, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2823	PCBA, 2.6G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRDT	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_HYNIX_A_DIE, EEEE:DRDT, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2819	PCBA, 2.6G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDQ	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_SAMSUNG, EEEE:DRDQ, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3632	PCBA, 2.7G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, F0JD	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_HYNIX_A_DIE, EEEE:F0JD, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3633	PCBA, 2.7G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, F0J3	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_SAMSUNG, EEEE:F0J3, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3630	PCBA, 2.7G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, F0J4	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_HYNIX_A_DIE, EEEE:F0J4, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3631	PCBA, 2.7G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, F0JC	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_SAMSUNG, EEEE:F0JC, DEVEL_BOM, RAM_4G_ELPIDA_1600

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DY41]	CRITICAL	EEEE:DY41
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DY42]	CRITICAL	EEEE:DY42
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DYJ5]	CRITICAL	EEEE:DYJ5
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DYJ6]	CRITICAL	EEEE:DYJ6
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRF0]	CRITICAL	EEEE:DRF0
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDP]	CRITICAL	EEEE:DRDP
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDT]	CRITICAL	EEEE:DRDT
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDQ]	CRITICAL	EEEE:DRDQ
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0JD]	CRITICAL	EEEE:F0JD
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0J3]	CRITICAL	EEEE:F0J3
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0J4]	CRITICAL	EEEE:F0J4
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0JC]	CRITICAL	EEEE:F0JC

Elipda DQ'd
Keeping for PRQ

D

D

C


C

B

B

A

A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
BOM Variants			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	6 OF 132
		SHEET	6 OF 99

Functional Test Points

J3501 - airport
FUNC TEST AP_CLKREQ_O_L
AP_RESET_CONN_L
USB_AP_D2R_PI_N
PCIE_AP_D2R_PI_P
PCIE_AP_R2D_N
PCIE_AP_R2D_P
PCIE_CLK100M_AP_CONN_N
PCIE_WAKE_L
PP3V3_S3RS4_BT_F
PP3V3_WLAN
USB_BT_CONN_N
USB_BT_CONN_P
WIFI_EVENT_L
GND

J3502 - ALS camera
FUNC TEST PP5V_S3_ALSCAMERA_F
SMBUS_SMC_2_S3_SCL
SMBUS_SMC_2_S3_SDA
USB_CAMERA_CONN_N
USB_CAMERA_CONN_P
GND

J4400 - rio coax
FUNC TEST HDMI_EG_CLK_C_N
HDMI_EG_CLK_C_P
HDMI_EG_DATA_C_N<0>
HDMI_EG_DATA_C_N<1>
HDMI_EG_DATA_C_N<2>
HDMI_EG_DATA_C_P<0>
HDMI_EG_DATA_C_P<1>
HDMI_EG_DATA_C_P<2>
PCIE_CLK100M_ENET_N
PCIE_CLK100M_ENET_P
PCIE_ENET_D2R_N
PCIE_ENET_D2R_P
PCIE_ENET_R2D_C_N
PCIE_ENET_R2D_C_P
USB3_EXTB_RX_N
USB3_EXTB_RX_P
USB3_EXTB_TX_C_N
USB3_EXTB_TX_C_P
USB_EXTB_N
USB_EXTB_P
GND

J4410 - rio flex
FUNC TEST ENET_CLKREQ_L
ENET_RESET_L
HDMI_EG_DDC_CLK
HDMI_EG_DDC_DATA
HDMI_HPD_L
I2C_DEMUX_A_SCL
I2C_DEMUX_A_SDA
PM_SLP_S3_L
PM_SLP_S4_L
PP1V5_S0_RIO
PP3V3_S3
PP3V3_S4
PP5V_S4
SDCONN_STATE_CHANGE_RIO
SD_PWR_EN
USB_EXTB_OC_L
GND

J5050 - hall effect
FUNC TEST PP3V42_G3H
SMC_LID_R
GND

J5650 - left fan
FUNC TEST FAN_LT_PWM
FAN_LT_TACH
PP5V_S0
GND

J5660 - right fan
FUNC TEST FAN_RT_PWM
FAN_RT_TACH
PP5V_S0
GND

J5815 - kbd backlight
FUNC TEST KBDLED_ANODE1
KBDLED_ANODE2
SMC_KBDLED_PRESENT_L
GND

PLACEABLE BEAD-PROBES FOR TBT
TBT_B_R2D_C_P<1>
TBT_B_R2D_C_P<0>
TBT_A_R2D_C_P<1>
TBT_A_D2R_P<1>
TBT_A_D2R_N<1>

J6701 - audio flex
FUNC TEST AUD_HP_PORT_L
AUD_HP_PORT_R
AUD_SFDF_OUT_JACK
AUD_TIPDET_INV
AUD_TIPDET
CH_HS_GND
CH_HS_MIC
PP3V3_S0
US_HS_GND
US_HS_MIC
GND

J6801 - 3-mic
FUNC TEST CON_DMIC_CLK
CON_DMIC_P<0>
CON_DMIC_SDA1
CON_DMIC_SDA2
GND

J6802 - L speaker
FUNC TEST SPKRCONN_L_ID
SPKRCONN_L_OUT_N
SPKRCONN_L_OUT_P
SPKRCONN_SL_OUT_N
SPKRCONN_SL_OUT_P
GND

J6803 - R speaker
FUNC TEST SPKRCONN_R_ID
SPKRCONN_R_OUT_N
SPKRCONN_R_OUT_P
SPKRCONN_SR_OUT_N
SPKRCONN_SR_OUT_P
GND

J6900 - DC PWR
FUNC TEST ADAPTER_SENSE
PP18V5_D0IN_FUSE
TDM_ONWIRE_MPM
GND

POWER RAILS
FUNC TEST PM_SLP_S3_L
PP0V75_S0_DDRVTT
PP1V05_S0
PP1V8_S0
PP3V3_S0
PP3V3_S0GPU
PP3V3_S3
PP3V3_S5
PP3V3_S5_AVREF_SMC
PP3V42_G3H
PP5V_S0
PP5V_S3
PP5V_S5
PPBUS_GH
PPDCIN_G3H
PPVCOBE_GPU
PPVCOBE_S0_CPU
PPVTTDDR_S3

NC NO TESTS
TP_PCIE_5_D2RN
TP_PCIE_5_D2RP
TP_PCIE_5_R2D_CN
TP_PCIE_5_R2D_CP
TP_PCIE_6_D2RN
TP_PCIE_6_D2RP
TP_PCIE_6_R2D_CN
TP_PCIE_6_R2D_CP
TP_PCIE_7_D2RN
TP_PCIE_7_D2RP
TP_PCIE_7_R2D_CN
TP_PCIE_7_R2D_CP
TP_PCIE_8_D2RN
TP_PCIE_8_D2RP
TP_PCIE_8_R2D_CN
TP_PCIE_8_R2D_CP

TP_PCIE_P5_D2RN
TP_PCIE_P5_D2RP
TP_PCIE_P5_R2D_CN
TP_PCIE_P5_R2D_CP
TP_PCIE_P6_D2RN
TP_PCIE_P6_D2RP
TP_PCIE_P6_R2D_CN
TP_PCIE_P6_R2D_CP
TP_PCIE_P7_D2RN
TP_PCIE_P7_D2RP
TP_PCIE_P7_R2D_CN
TP_PCIE_P7_R2D_CP
TP_PCIE_P8_D2RN
TP_PCIE_P8_D2RP
TP_PCIE_P8_R2D_CN
TP_PCIE_P8_R2D_CP

J6950 - battery
FUNC TEST PPVBRAT_G3H_CONN
SMBUS_SMC_5_G3_SCL
SMBUS_SMC_5_G3_SDA
SYS_DETECT_L
GND

J9000 - eDP
FUNC TEST DP_INT_AUX_N
DP_INT_AUX_P
DP_INT_ML_N<0>
DP_INT_ML_N<1>
DP_INT_ML_N<2>
DP_INT_ML_N<3>
DP_INT_ML_P<0>
DP_INT_ML_P<1>
DP_INT_ML_P<2>
DP_INT_ML_P<3>
LCD_FSS
LCD_HPD_CONN
LED_RETURN_1
LED_RETURN_2
LED_RETURN_3
LED_RETURN_4
LED_RETURN_5
LED_RETURN_6
PP5V3V3_SW_LCD
PPVOUT_S0_LCDBKLT
GND

NO_TEST=TRUE
TBT_A_D2R_C_P<1..0>
TBT_A_D2R_C_N<1..0>
TBT_A_D2R_P<1..0>
TBT_A_D2R_N<1..0>
TBT_A_R2D_C_P<1..0>
TBT_A_R2D_C_N<1..0>
TBT_A_R2D_P<1..0>
TBT_A_R2D_N<1..0>
TBT_B_D2R_C_P<1..0>
TBT_B_D2R_C_N<1..0>
TBT_B_D2R_P<1..0>
TBT_B_D2R_N<1..0>
TBT_B_R2D_C_P<1..0>
TBT_B_R2D_C_N<1..0>
TBT_B_R2D_P<1..0>
TBT_B_R2D_N<1..0>
DE_TBTSSNK0_ML_C_P<3..0>
DE_TBTSSNK0_ML_C_N<3..0>
DE_TBTSSNK0_ML_P<3..0>
DE_TBTSSNK0_ML_N<3..0>
DE_TBTSSNK1_ML_C_P<3..0>
DE_TBTSSNK1_ML_C_N<3..0>
DE_TBTSSNK1_ML_P<3..0>
DE_TBTSSNK1_ML_N<3..0>
DE_TBTSSNK1_AUXCH_C_P
DE_TBTSSNK1_AUXCH_C_N
DE_TBTSSNK1_AUXCH_P
DE_TBTSSNK1_AUXCH_N

NC NO TESTS
NO_TEST
MAKE_BASE=TRUE
TP_CPU_RSVD<65..62>
TP_CPU_RSVD<58..49>
TP_CPU_RSVD<43..32>
TP_CPU_RSVD<27..26>
TP_CPU_RSVD<24..15>
TP_CPU_RSVD<2..1>
TP_CPU_RSVD_NCTF<8..5>
TP_CRT_IG_BLUE
TP_CRT_IG_GREEN
TP_CRT_IG_RED
TP_CRT_IG_DDC_CLK
TP_CRT_IG_DDC_DATA
TP_CRT_IG_HSYNC
TP_CRT_IG_VSYNC
TP_LVDS_IG_CTRL_CLK
TP_LVDS_IG_CTRL_DATA
TP_PCH_LVDS_VBG
TP_HDA_SDIN1
TP_HDA_SDIN2
TP_HDA_SDIN3
TP_PCI_AD<31..0>
TP_PCI_BE_L<3..0>
TP_PCI_GNT3_L
TP_PCI_GNT2_L
TP_PCI_GNT1_L
TP_PCI_GNTO_L
TP_PCI_PAR
TP_PCI_RESET_L
TP_PCI_PME_L
TP_PCI_CLK33M_OUT3
TP_PCH_NV_RCOMP
TP_NV_DQ<15..0>
TP_NV_DQS<1..0>
TP_NV_CE_L<3..0>
TP_NV_ALE
TP_NV_CLE
TP_NV_RB_L
TP_NV_WR_RE_L<1..0>
TP_NV_WE_CK_L<1..0>
TP_PCIE_CLK100M_PE4N
TP_PCIE_CLK100M_PE4P
TP_PCIE_CLK100M_PESN
TP_PCIE_CLK100M_PESP
TP_PCIE_CLK100M_PESN
TP_PCIE_CLK100M_PES6P
TP_PCIE_CLK100M_PES7N
TP_PCIE_CLK100M_PES7P
TP_PSOC_P1_3
TP_SATA_B_D2RN
TP_SATA_B_D2RP
TP_SATA_B_R2D_CN
TP_SATA_B_R2D_CP
TP_SATA_D_D2RN
TP_SATA_D_D2RP
TP_SATA_D_R2D_CN
TP_SATA_D_R2D_CP
TP_SATA_E_D2RN
TP_SATA_E_D2RP
TP_SATA_E_R2D_CN
TP_SATA_E_R2D_CP
TP_SATA_F_D2RN
TP_SATA_F_D2RP
TP_SATA_F_R2D_CN
TP_SATA_F_R2D_CP
TP_SMC_P41
TP_DVDPDATA<21..4>
TP_DVPCNTL_M<1..0>
TP_DVPCNTL<2..0>
TP_DVPCNTL<2..0>

PCH ALLIASES
NC_LPC_DREQ0_L
TP_LPC_DREQ0_L
TP_CLINK_CLK
TP_CLINK_DATA
TP_CLINK_RESET_L
TP_PCIE_CLK100M_PEBN
TP_PCIE_CLK100M_PEBP

ICT Test Points

CPU NO TESTS
NO_TEST
MAKE_BASE=TRUE
TP_CPU_RSVD<65..62>
TP_CPU_RSVD<58..49>
TP_CPU_RSVD<43..32>
TP_CPU_RSVD<27..26>
TP_CPU_RSVD<24..15>
TP_CPU_RSVD<2..1>
TP_CPU_RSVD_NCTF<8..5>

NC NO TESTS
NO_TEST
MAKE_BASE=TRUE
TP_CRT_IG_BLUE
TP_CRT_IG_GREEN
TP_CRT_IG_RED
TP_CRT_IG_DDC_CLK
TP_CRT_IG_DDC_DATA
TP_CRT_IG_HSYNC
TP_CRT_IG_VSYNC
TP_LVDS_IG_CTRL_CLK
TP_LVDS_IG_CTRL_DATA
TP_PCH_LVDS_VBG

TP_HDA_SDIN1
TP_HDA_SDIN2
TP_HDA_SDIN3
TP_PCI_AD<31..0>
TP_PCI_BE_L<3..0>
TP_PCI_GNT3_L
TP_PCI_GNT2_L
TP_PCI_GNT1_L
TP_PCI_GNTO_L
TP_PCI_PAR
TP_PCI_RESET_L
TP_PCI_PME_L
TP_PCI_CLK33M_OUT3
TP_PCH_NV_RCOMP
TP_NV_DQ<15..0>
TP_NV_DQS<1..0>
TP_NV_CE_L<3..0>
TP_NV_ALE
TP_NV_CLE
TP_NV_RB_L
TP_NV_WR_RE_L<1..0>
TP_NV_WE_CK_L<1..0>
TP_PCIE_CLK100M_PE4N
TP_PCIE_CLK100M_PE4P
TP_PCIE_CLK100M_PESN
TP_PCIE_CLK100M_PESP
TP_PCIE_CLK100M_PESN
TP_PCIE_CLK100M_PES6P
TP_PCIE_CLK100M_PES7N
TP_PCIE_CLK100M_PES7P
TP_PSOC_P1_3
TP_SATA_B_D2RN
TP_SATA_B_D2RP
TP_SATA_B_R2D_CN
TP_SATA_B_R2D_CP
TP_SATA_D_D2RN
TP_SATA_D_D2RP
TP_SATA_D_R2D_CN
TP_SATA_D_R2D_CP
TP_SATA_E_D2RN
TP_SATA_E_D2RP
TP_SATA_E_R2D_CN
TP_SATA_E_R2D_CP
TP_SATA_F_D2RN
TP_SATA_F_D2RP
TP_SATA_F_R2D_CN
TP_SATA_F_R2D_CP
TP_SMC_P41

TP_DP_IG_C_HPD
TP_DP_IG_C_CTRL_CLK
TP_DP_IG_C_CTRL_DATA
TP_DP_IG_C_MLP<3..0>
TP_DP_IG_C_MLN<3..0>
TP_DP_IG_C_AUXP
TP_DP_IG_C_AUXN
TP_DP_IG_D_HPD
TP_DP_IG_D_CTRL_CLK
TP_DP_IG_D_CTRL_DATA
TP_DP_IG_D_MLP<3..0>
TP_DP_IG_D_MLN<3..0>
TP_DP_IG_D_AUXP
TP_DP_IG_D_AUXN
TP_SDVO_TVCLKINN
TP_SDVO_TVCLKINP
TP_SDVO_STALLN
TP_SDVO_STALLP
TP_SDVO_INTN
TP_SDVO_INTP
TP_GPU_BUFRST_L
TP_GPU_GSTATE<0>
TP_GPU_GSTATE<1>
TP_GPU_MIOA_D<9..0>
TP_GPU_MIOA_DE
TP_LVDS_EG_BKL_PWM
TP_LVDS_IG_B_CLK_N
TP_LVDS_IG_B_CLK_P
TP_LVDS_IG_BKL_PWM
SMC_BS_ALRT_L

GPU NO TESTS
NO_TEST
MAKE_BASE=TRUE
TP_DVDPDATA<21..4>
TP_DVPCNTL_M<1..0>
TP_DVPCNTL<2..0>
TP_DVPCNTL<2..0>

Thunderbolt NO TESTS
NO_TEST
MAKE_BASE=TRUE
TP_TBT_XTAL25OUT
TP_TBT_PCIE_RESET0_L
TP_TBT_PCIE_RESET1_L
TP_TBT_PCIE_RESET2_L
TP_TBT_PCIE_RESET3_L
TP_DP_TBTSSRC_ML_CP<3..0>
TP_DP_TBTSSRC_ML_CN<3..0>
TP_DP_TBTSSRC_AUXCH_CP
TP_DP_TBTSSRC_AUXCH_CN


TP_LPC_DREQ0_L
TP_CLINK_CLK
TP_CLINK_DATA
TP_CLINK_RESET_L
TP_PCIE_CLK100M_PEBN
TP_PCIE_CLK100M_PEBP

NC NO TESTS
NO_TEST
MAKE_BASE=TRUE
NC_SMC_FAN_3_TACH
NC_SMC_FAN_2_TACH
NC_SMC_FAN_1_TACH
NC_FW2_TFPB
NC_FW2_TFPBIAS
NC_FW2_TFPAP
NC_FW2_TFPAN
NC_FW0_TFPB
NC_FW0_TFPAN
NC_FW0_TFPAP
NC_ESTARLDO_E3
NC_ALS_GAIN
NC_USB_HUB_FRTFWR2
NC_USB_HUB_FRTFWR3
NC_USB_HUB_FRTFWR4
NC_USB_HUB_OC52
NC_USB_HUB_OC54
NC_SMC_XOSC1
NC_SMC_XOSC2
NC_SMC_XOSC3
NC_SMC_XOSC4
NC_SMC_XOSC5
NC_SMC_XOSC6
NC_SMC_XOSC7
NC_SMC_XOSC8
NC_SMC_XOSC9
NC_SMC_XOSC10
NC_SMC_XOSC11
NC_SMC_XOSC12
NC_SMC_XOSC13
NC_SMC_XOSC14
NC_SMC_XOSC15
NC_SMC_XOSC16
NC_SMC_XOSC17
NC_SMC_XOSC18
NC_SMC_XOSC19
NC_SMC_XOSC20
NC_SMC_XOSC21
NC_SMC_XOSC22
NC_SMC_XOSC23
NC_SMC_XOSC24
NC_SMC_XOSC25
NC_SMC_XOSC26
NC_SMC_XOSC27
NC_SMC_XOSC28
NC_SMC_XOSC29
NC_SMC_XOSC30
NC_SMC_XOSC31
NC_SMC_XOSC32
NC_SMC_XOSC33
NC_SMC_XOSC34
NC_SMC_XOSC35
NC_SMC_XOSC36
NC_SMC_XOSC37
NC_SMC_XOSC38
NC_SMC_XOSC39
NC_SMC_XOSC40
NC_SMC_XOSC41
NC_SMC_XOSC42
NC_SMC_XOSC43
NC_SMC_XOSC44
NC_SMC_XOSC45
NC_SMC_XOSC46
NC_SMC_XOSC47
NC_SMC_XOSC48
NC_SMC_XOSC49
NC_SMC_XOSC50
NC_SMC_XOSC51
NC_SMC_XOSC52
NC_SMC_XOSC53
NC_SMC_XOSC54
NC_SMC_XOSC55
NC_SMC_XOSC56
NC_SMC_XOSC57
NC_SMC_XOSC58
NC_SMC_XOSC59
NC_SMC_XOSC60
NC_SMC_XOSC61
NC_SMC_XOSC62
NC_SMC_XOSC63
NC_SMC_XOSC64
NC_SMC_XOSC65
NC_SMC_XOSC66
NC_SMC_XOSC67
NC_SMC_XOSC68
NC_SMC_XOSC69
NC_SMC_XOSC70
NC_SMC_XOSC71
NC_SMC_XOSC72
NC_SMC_XOSC73
NC_SMC_XOSC74
NC_SMC_XOSC75
NC_SMC_XOSC76
NC_SMC_XOSC77
NC_SMC_XOSC78
NC_SMC_XOSC79
NC_SMC_XOSC80
NC_SMC_XOSC81
NC_SMC_XOSC82
NC_SMC_XOSC83
NC_SMC_XOSC84
NC_SMC_XOSC85
NC_SMC_XOSC86
NC_SMC_XOSC87
NC_SMC_XOSC88
NC_SMC_XOSC89
NC_SMC_XOSC90
NC_SMC_XOSC91
NC_SMC_XOSC92
NC_SMC_XOSC93
NC_SMC_XOSC94
NC_SMC_XOSC95
NC_SMC_XOSC96
NC_SMC_XOSC97
NC_SMC_XOSC98
NC_SMC_XOSC99

TP_DP_IG_C_HPD
TP_DP_IG_C_CTRL_CLK
TP_DP_IG_C_CTRL_DATA
TP_DP_IG_C_MLP<3..0>
TP_DP_IG_C_MLN<3..0>
TP_DP_IG_C_AUXP
TP_DP_IG_C_AUXN
TP_DP_IG_D_HPD
TP_DP_IG_D_CTRL_CLK
TP_DP_IG_D_CTRL_DATA
TP_DP_IG_D_MLP<3..0>
TP_DP_IG_D_MLN<3..0>
TP_DP_IG_D_AUXP
TP_DP_IG_D_AUXN
TP_SDVO_TVCLKINN
TP_SDVO_TVCLKINP
TP_SDVO_STALLN
TP_SDVO_STALLP
TP_SDVO_INTN
TP_SDVO_INTP
TP_GPU_BUFRST_L
TP_GPU_GSTATE<0>
TP_GPU_GSTATE<1>
TP_GPU_MIOA_D<9..0>
TP_GPU_MIOA_DE
TP_LVDS_EG_BKL_PWM
TP_LVDS_IG_B_CLK_N
TP_LVDS_IG_B_CLK_P
TP_LVDS_IG_BKL_PWM
SMC_BS_ALRT_L

TP_LVDS_EG_BKL_PWM
TP_LVDS_IG_B_CLK_N
TP_LVDS_IG_B_CLK_P
TP_LVDS_IG_BKL_PWM
SMC_BS_ALRT_L

Functional / ICT Test
Apple Inc.
DRAWING NUMBER 051-9589
REVISION 4.18.0
PAGE 7 OF 132
SYNCH MASTER=D2 KEPLER
SYNCH DATE=01/13/2012



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

PAGE TITLE

Power Aliases

Apple Inc.

DRAWING NUMBER: 051-9589


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


BRANCH: 8 OF 132

SHEET: 8 OF 99

www.vinafix.vn



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		4.18.0	
		PAGE	
		9 OF 132	
		SHEET	
		9 OF 99	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0066	1	RES,MTL, F12M, 1/16W, 1K, 0402, SMD, LF	R1031		EDP: YES
116S0090	1	RES,MTL, F12M, 1/16W, 10K, 0402, SMD, LF	R1031		EDP: NO


CFG [7] : PEG DEPER TRAINING 1 = (DEFAULT) IMMEDIATELY APTER xxRESETS 0 = WAIT FOR BIOS
 CFG [6:5] : PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
 CFG [4] : EDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
 CFG [3] : PCIE X4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
 CFG [2] : PCIE X16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI/PEG/FDI/RSVD

Apple Inc.

DRAWING NUMBER: 051-9589
 REVISION: 4.18.0
 PAGE: 10 OF 132
 SHEET: 10 OF 99

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

R1120 and R1121 are Intel recommended values


PAGE TITLE		DRAWING NUMBER	SIZE
CPU CLOCK/MISC/JTAG		051-9589	D
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	11 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	11 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC DATE=01/13/2012


CPU DDR3 INTERFACES		
Apple Inc.	DRAWING NUMBER 051-9589	SIZE D
REVISION 4.18.0		
BRANCH		
PAGE 12 OF 132		
SHEET 12 OF 99		

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



NOTE: Intel validation sense lines per doc 439028 rev1.0
 HR_PPDG sections 6.2.1 and 6.3.1.

PAGE TITLE		CPU POWER	
DRAWING NUMBER		051-9589	
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		13 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 99	
IV ALL RIGHTS RESERVED			




PAGE TITLE		
CPU POWER AND GND		
Apple Inc.	DRAWING NUMBER	051-9589
	REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		14 OF 99
IV ALL RIGHTS RESERVED		

CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)
Apple Implementation: 8x 270uF 6mOhm, 0x 470uF 4mOhm, 16x 22uF 0402, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0402 (NOSTUFF)

PLACEMENT_NOTE (C1600-C16C7):

Place on bottom side of U1000



PLACEMENT_NOTE (C1620-C1623):


Place near inductors on bottom side.

Place near U1000 on bottom side



PLACEMENT_NOTE (C1624-C16D5):

Place near inductors on bottom side.




PLACEMENT_NOTE (C1640-C1645):

CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402



PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



CPU VCCPLL DECOUPLING




SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
CPU DECOUPLING-I			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	16 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

VAXG DECOUPLING

INTEL RECOMMENDATION: 2X 470UF 4MOHM, 2X 470UF 4MOHM (NOSTUFF), 6X 22UF 0805, 2X 22UF 0805 (NOSTUFF), 6X 10UF 0603, 2X 10UF 0603 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)
 APPLE IMPLEMENTATION: 0X 470UF 4MOHM, 3X 330UF 9MOHM, 6X 22UF 0603, 2X 22UF 0603 (NOSTUFF), 6X 10UF 0402, 2X 10UF 0402 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10Mohm resistor, 1x 1uF 0402




CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT_NOTE (C1758-C1762):


Place on bottom side of U1000



CRITICAL



SYNC MASTER=D2 SEAN		SYNC DATE=01/05/2012	
PAGE TITLE CPU DECOUPLING-II			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
		REVISION 4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 17 OF 132	SHEET 16 OF 99




Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.

Unused clock terminations for FCIM Mode

92 17	PCH CLK96M DOT P	R1891	10K	1	2	5%	1/20W	HF	201	
92 17	PCH CLK96M DOT N	R1892	10K	1	2	5%	1/20W	HF	201	
92 17	PCH CLK100M SATA P	R1893	10K	1	2	5%	1/20W	HF	201	
92 17	PCH CLK100M SATA N	R1894	10K	1	2	5%	1/20W	HF	201	
92 17	PCIE CLK100M PCH P	R1895	10K	1	2	5%	1/20W	HF	201	
92 17	PCIE CLK100M PCH N	R1896	10K	1	2	5%	1/20W	HF	201	
92 17	PCH CLK14P3M REFCLK	R1897	10K	1	2	5%	1/20W	HF	201	
17	PCH CLKIN GNDP1	R1870	10K	1	2	5%	1/20W	HF	201	
17	PCH CLKIN GNDN1	R1871	10K	1	2	5%	1/20W	HF	201	


PAGE TITLE		SYNC DATE=01/13/2012	
PCH SATA/PCIE/CLK/LPC/SPI		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	18 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	17 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC DATE=01/13/2012	
PCH DMI/FDI/PM/Graphics		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	18 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




OMIT TABLE

Pin	Label	Function	Pin	Label	Function
NCX	BG26	TP1	RSVD1	AY7	X NC
NCX	BJ26	TP2	RSVD2	AV7	X NC
NCX	BH25	TP3	RSVD3	AU3	X NC
NCX	BJ16	TP4	RSVD4	BG4	X NC
NCX	BG16	TP5	RSVD5	AT10	X NC
NCX	AH38	TP6	RSVD6	BC8	X NC
NCX	AH37	TP7	RSVD7	AH2	X NC
NCX	AK45	TP8	RSVD8	AT4	X NC
NCX	C18	TP9	RSVD9	AT3	X NC
NCX	H30	TP10	RSVD10	AT1	X NC
NCX	H3	TP11	RSVD11	AY3	X NC
NCX	AH12	TP12	RSVD12	AT5	X NC
NCX	AM4	TP13	RSVD13	AV3	X NC
NCX	AM5	TP14	RSVD14	AV1	X NC
NCX	Y13	TP15	RSVD15	BB1	X NC
NCX	K24	TP16	RSVD16	BA3	X NC
NCX	L24	TP17	RSVD17	BB5	X NC
NCX	AM46	TP18	RSVD18	BB3	X NC
NCX	AM45	TP19	RSVD19	BB7	X NC
NCX	B21	TP20	RSVD20	BB8	X NC
NCX	M20	TP21	RSVD21	BD4	X NC
NCX	AY16	TP22	RSVD22	BF6	X NC
NCX	BG46	TP23	RSVD23	AV5	X NC
		TP24	RSVD24	AV10	X NC
			RSVD25	AT8	X NC
			RSVD26	AY5	X NC
			RSVD27	BA2	X NC
			RSVD28	AT12	X NC
			RSVD29	BF3	X NC



USB

PCI



- Ext A (XHCI/EHCI)
- Ext B (XHCI)
- Ext C (XHCI/EHCI)
- Ext D (XHCI) (Mobiles: Trackpad?)
- Unused
- RSVD: SD
- RSVD: WiFi
- USB Hub (All LS/FS Devices)
- Camera
- Ext B (EHCI)
- Ext D (EHCI)
- RSVD: BT (HS)
- Unused
- Unused

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

PAGE TITLE: PCH PCI/USB/TP/RSVD

Apple Inc.

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE: 20 OF 132

SHEET: 19 OF 99

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
 Systems with chip-down memory should add pull-downs on another page and set straps per software.



D

D

C




C

B

B

A

A



PAGE TITLE		SYNC DATE=01/13/2012	
PCH GPIO/MISC/NCTF		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		21 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		20 OF 99	

D

D

C



C

B


B

A

A



SYNC MASTER=D2 CLEAN		SYNC DATE=03/19/2012	
PCH POWER			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY:		REVISION	4.18.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	22 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	21 OF 99
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




OMIT TABLE

H5	VSS	U1800	VSS	AK38
AA17	VSS	PANTHERPOINT	VSS	AK4
AA2	VSS	MOBILE	VSS	AK42
AA3	VSS	FCBGA	VSS	AK46
AA33	VSS	(9 OF 10)	VSS	AK8
AA34	VSS	VSS	VSS	AL16
AB11	VSS		VSS	AL17
AB14	VSS		VSS	AL19
AB39	VSS		VSS	AL2
AB4	VSS		VSS	AL21
AB43	VSS		VSS	AL23
AB5	VSS		VSS	AL26
AB7	VSS		VSS	AL27
AC19	VSS		VSS	AL31
AC2	VSS		VSS	AL33
AC21	VSS		VSS	AL34
AC24	VSS		VSS	AL48
AC33	VSS		VSS	AM11
AC34	VSS		VSS	AM14
AC48	VSS		VSS	AM36
AD10	VSS		VSS	AM39
AD11	VSS		VSS	AM43
AD12	VSS		VSS	AM45
AD13	VSS		VSS	AM46
AD19	VSS		VSS	AM7
AD24	VSS		VSS	AN2
AD26	VSS		VSS	AN29
AD27	VSS		VSS	AN3
AD33	VSS		VSS	AN31
AD34	VSS		VSS	AP12
AD36	VSS		VSS	AP19
AD37	VSS		VSS	AP28
AD38	VSS		VSS	AP30
AD39	VSS		VSS	AP32
AD4	VSS		VSS	AP38
AD40	VSS		VSS	AP4
AD42	VSS		VSS	AP42
AD43	VSS		VSS	AP46
AD45	VSS		VSS	AP8
AD46	VSS		VSS	AR2
AD8	VSS		VSS	AR48
AE2	VSS		VSS	AT11
AE3	VSS		VSS	AT13
AF10	VSS		VSS	AT18
AF12	VSS		VSS	AT22
AD14	VSS		VSS	AT26
AD16	VSS		VSS	AT28
AF16	VSS		VSS	AT30
AF19	VSS		VSS	AT32
AF24	VSS		VSS	AT34
AF26	VSS		VSS	AT39
AF27	VSS		VSS	AT42
AF29	VSS		VSS	AT46
AF31	VSS		VSS	AT7
AF38	VSS		VSS	AU24
AF4	VSS		VSS	AU30
AF42	VSS		VSS	AV11
AF46	VSS		VSS	AV16
AF5	VSS		VSS	AV20
AF7	VSS		VSS	AV24
AF8	VSS		VSS	AV30
AG19	VSS		VSS	AV38
AG2	VSS		VSS	AV4
AG31	VSS		VSS	AV43
AG48	VSS		VSS	AV8
AH11	VSS		VSS	AW14
AH3	VSS		VSS	AW18
AH36	VSS		VSS	AW2
AH39	VSS		VSS	AW22
AH40	VSS		VSS	AW26
AH42	VSS		VSS	AW28
AH46	VSS		VSS	AW32
AH7	VSS		VSS	AW34
AJ19	VSS		VSS	AW36
AJ21	VSS		VSS	AW40
AJ24	VSS		VSS	AW48
AJ33	VSS		VSS	AY12
AJ34	VSS		VSS	AY22
AK12	VSS		VSS	AY28
AK3	VSS		VSS	


OMIT TABLE

AY4	VSS	U1800	VSS	H46
AY42	VSS	PANTHERPOINT	VSS	K18
AY46	VSS	MOBILE	VSS	K26
AY8	VSS	FCBGA	VSS	K39
B11	VSS	(10 OF 10)	VSS	K46
B15	VSS	VSS	VSS	K7
B19	VSS		VSS	L18
B23	VSS		VSS	L2
B27	VSS		VSS	L20
B31	VSS		VSS	L26
B35	VSS		VSS	L28
B39	VSS		VSS	L36
B7	VSS		VSS	L48
F45	VSS		VSS	M12
BB12	VSS		VSS	P16
BB16	VSS		VSS	M18
BB20	VSS		VSS	M22
BB22	VSS		VSS	M24
BB24	VSS		VSS	M30
BB28	VSS		VSS	M32
BB30	VSS		VSS	M34
BB38	VSS		VSS	M38
BB4	VSS		VSS	M4
BB46	VSS		VSS	M42
BC14	VSS		VSS	M46
BC18	VSS		VSS	N8
BC2	VSS		VSS	N18
BC22	VSS		VSS	P30
BC26	VSS		VSS	N47
BC32	VSS		VSS	P11
BC34	VSS		VSS	P18
BC36	VSS		VSS	T33
BC40	VSS		VSS	P40
BC42	VSS		VSS	P43
BC48	VSS		VSS	P47
BD46	VSS		VSS	P7
BD5	VSS		VSS	R2
BE22	VSS		VSS	R48
BE26	VSS		VSS	T12
BE40	VSS		VSS	T31
BF10	VSS		VSS	T37
BF12	VSS		VSS	T4
BF16	VSS		VSS	W34
BF20	VSS		VSS	T46
BF22	VSS		VSS	T47
BF24	VSS		VSS	T8
BF26	VSS		VSS	V11
BF28	VSS		VSS	V17
BD3	VSS		VSS	V26
BF30	VSS		VSS	V27
BF38	VSS		VSS	V29
BF40	VSS		VSS	V31
BF8	VSS		VSS	V36
BG17	VSS		VSS	V39
BG21	VSS		VSS	V43
BG33	VSS		VSS	V7
BG44	VSS		VSS	W17
BG8	VSS		VSS	W19
BH11	VSS		VSS	W2
BH15	VSS		VSS	W27
BH17	VSS		VSS	W48
BH19	VSS		VSS	Y12
H10	VSS		VSS	Y38
BH27	VSS		VSS	Y4
BH31	VSS		VSS	Y42
BH33	VSS		VSS	Y46
BH35	VSS		VSS	Y8
BH39	VSS		VSS	
BH43	VSS		VSS	BG29
BH7	VSS		VSS	N24
D3	VSS		VSS	AJ3
D12	VSS		VSS	AD47
D16	VSS		VSS	
D18	VSS		VSS	
D22	VSS		VSS	B43
D24	VSS		VSS	BE10
D26	VSS		VSS	BG41
D30	VSS		VSS	
D32	VSS		VSS	G14
D34	VSS		VSS	H16
D38	VSS		VSS	
D42	VSS		VSS	T36
D8	VSS		VSS	
E18	VSS		VSS	BG22
E26	VSS		VSS	BG24
G18	VSS		VSS	C22
G20	VSS		VSS	AP13
G26	VSS		VSS	M14
G28	VSS		VSS	AP3
G36	VSS		VSS	AP1
G48	VSS		VSS	BE16
H12	VSS		VSS	BC16
H18	VSS		VSS	BG28
H22	VSS		VSS	BJ28
H24	VSS		VSS	
H26	VSS		VSS	
H30	VSS		VSS	
H32	VSS		VSS	
H34	VSS		VSS	
F3	VSS		VSS	

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PCH GROUNDS			
		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 132
		SHEET	22 OF 99



PAGE TITLE		SYNC DATE=03/19/2012	
PCH DECOUPLING			
		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	24 OF 132
		SHEET	23 OF 99



CPU Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

PCH Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

(R2560-R2563)

XDP_BPM_L<4>	R2560	0	1	2	5%	1/20W	HF	201
XDP_BPM_L<5>	R2561	0	1	2	5%	1/20W	HF	201
XDP_BPM_L<6>	R2562	0	1	2	5%	1/20W	HF	201
XDP_BPM_L<7>	R2563	0	1	2	5%	1/20W	HF	201

(R2564-R2567)

CPU_CFG<12>	R2564	0	1	2	5%	1/20W	HF	201
CPU_CFG<13>	R2565	0	1	2	5%	1/20W	HF	201
CPU_CFG<14>	R2566	0	1	2	5%	1/20W	HF	201
CPU_CFG<15>	R2567	0	1	2	5%	1/20W	HF	201

CPU_PWRGD	R2500	1K	1	2	5%	1/20W	HF	201
PM_PWRBTN_L	R2502	0	1	2	5%	1/20W	HF	201
CPU_CFG<0>	R2501	1K	1	2	5%	1/20W	HF	201
PM_PCH_SYS_PWROK	R2504	330	1	2	5%	1/20W	HF	201

(R2520-R2537)

XDP_DA0_USB_EXTD_OC_L	R2520	33	1	2	5%	1/20W	HF	201
XDP_DA1_USB_EXTD_OC_L	R2521	33	1	2	5%	1/20W	HF	201
XDP_DA2_USB_EXTD_OC_L	R2522	33	1	2	5%	1/20W	HF	201
XDP_DA3_USB_EXTD_OC_L	R2523	33	1	2	5%	1/20W	HF	201
XDP_DB0_USB_EXTD_OC_EHCI_L	R2524	33	1	2	5%	1/20W	HF	201
XDP_DB1_USB_EXTD_OC_EHCI_L	R2525	33	1	2	5%	1/20W	HF	201
XDP_DB2_AP_PWR_EN	R2526	33	1	2	5%	1/20W	HF	201
XDP_DB3_SDCONN_STATE_CHANGE	R2527	33	1	2	5%	1/20W	HF	201
XDP_FC0	R2528	33	1	2	5%	1/20W	HF	201
XDP_FC1	R2529	33	1	2	5%	1/20W	HF	201
XDP_DC0_ISOLATE_CPU_MEM_L	R2530	33	1	2	5%	1/20W	HF	201
XDP_DC1_MXM_GOOD	R2531	33	1	2	5%	1/20W	HF	201
XDP_DC2_DP_AUXCH_ISOL	R2532	33	1	2	5%	1/20W	HF	201
XDP_DC3_SATARDRVR_EN	R2533	33	1	2	5%	1/20W	HF	201
XDP_DD0_DP_GPU_TBT_SEL	R2534	33	1	2	5%	1/20W	HF	201
XDP_DD1_JTAG_ISP_TCK	R2535	33	1	2	5%	1/20W	HF	201
XDP_DD2_AUD_IPHS_SWITCH_EN	R2536	33	1	2	5%	1/20W	HF	201
XDP_DD3_ENET_LOW_PWR	R2537	33	1	2	5%	1/20W	HF	201

PCH/XDP Signal Isolation Notes:

- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
- Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2500 and path to non-XDP signal destination.

ALL_SYS_PWRGD	R2584	1K	1	2	5%	1/20W	HF	201
PM_PWRBTN_L	R2585	0	1	2	5%	1/20W	HF	201

XDP_CPU_TDO	R2510	51	2	1	5%	1/20W	HF	201
XDP_CPU_TDI	R2511	51	2	1	5%	1/20W	HF	201
XDP_CPU_TMS	R2512	51	2	1	5%	1/20W	HF	201
XDP_CPU_TCK	R2513	51	2	1	5%	1/20W	HF	201
XDP_CPU_TRST_L	R2514	51	2	1	5%	1/20W	HF	201

ITPCLK/HOOK4	R2515	0	1	2	5%	1/20W	HF	201
ITPCLK#/HOOK5	R2516	0	1	2	5%	1/20W	HF	201
CPURST_L	R2505	1K	1	2	5%	1/20W	HF	201

PCH SIGNALS

XDP_DA0_PCH_GPIO59_USB_EXTD_OC_L	R2590	0	1	2	5%	1/20W	HF	201
XDP_DA1_PCH_GPIO40_USB_EXTD_OC_L	R2591	0	1	2	5%	1/20W	HF	201
XDP_DB2_PCH_GPIO10_AP_PWR_EN	R2596	0	1	2	5%	1/20W	HF	201
XDP_DB3_PCH_GPIO14_SDCONN_STATE_CHANGE	R2597	0	1	2	5%	1/20W	HF	201
XDP_DC3_PCH_GPIO19_SATARDRVR_EN	R2573	0	1	2	5%	1/20W	HF	201
XDP_DC0_PCH_GPIO28_ISOLATE_CPU_MEM_L	R2570	0	1	2	5%	1/20W	HF	201
XDP_DC2_PCH_GPIO21_DP_AUXCH_ISOL	R2572	0	1	2	5%	1/20W	HF	201
XDP_FC1_PCH_GPIO0	R2574	1K	1	2	5%	1/20W	HF	201
XDP_DD1_PCH_GPIO37_JTAG_ISP_TCK	R2575	0	1	2	5%	1/20W	HF	201
XDP_DD2_PCH_GPIO16_AUD_IPHS_SWITCH_EN_PCH	R2576	0	1	2	5%	1/20W	HF	201
XDP_DD3_PCH_GPIO49_ENET_LOW_PWR_PCH	R2577	0	1	2	5%	1/20W	HF	201

Non-XDP Signals

XDP_PCH_TDO	R2550	51	2	1	5%	1/20W	HF	201
XDP_PCH_TDI	R2551	51	2	1	5%	1/20W	HF	201
XDP_PCH_TMS	R2552	51	2	1	5%	1/20W	HF	201
XDP_PCH_TCK	R2556	51	2	1	5%	1/20W	HF	201

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

CPU & PCH XDP

Apple Inc.


DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 25 OF 132 SHEET: 24 OF 99


GPIO Glitch Prevention






PCH Reset Button



Platform Reset Connections



LPC 33MHz Clock Series Termination




System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
 VDDIO_25M_B: Ethernet power rail for XTAL circuit.
 VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.
 NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.


PPVBAT_G3_SYSCLK
 Coin-Cell: VBAT (300-ohm & 10uF RC)
 No Coin-Cell: 3.42V G3Hot (no RC)

PP3V3_S5_SYSCLK
 Coin-Cell & G3Hot: 3.42V G3Hot
 Coin-Cell & No G3Hot: 3.3V S5
 No Coin-Cell: 3.3V S5
 No bypass necessary



PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



PAGE TITLE		SYNC DATE=01/13/2012	
Chipset Support			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	26 OF 132	
	SHEET	25 OF 99	

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1
 1 : 1


STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H

BOM TABLE


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B

15" MBP ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 MBP OG ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B




15" MBP USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 MBP OG USES 197S0284 FOR Y2700 TO SAVE COST

TO CONNECT TP/KB TO PCH XHCI
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721



USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		27 OF 132	
		SHEET	
		26 OF 99	


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11450365	1	RES, MFL, F12K, 1/16W, 33.2K, 1, 9402, 0603, LF	R2821		PPDDR:1V5
11450376	1	RES, MFL, F12K, 1/16W, 43.2K, 1, 9402, 0603, LF	R2821		PPDDR:1V35

1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3







Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	28 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	27 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

DDR3 SDRAM Bank A (2 OF 2)




Apple Inc.

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

PAGE: 30 OF 132
 SHEET: 29 OF 99




SYNC MASTER=D2 KEPLER
PAGE TITLE
SYNC DATE=01/13/2012

DDR3 SDRAM Bank B (1 OF 2)

Apple Inc.

DRAWING NUMBER: 051-9589
REVISION: 4.18.0
PAGE: 31 OF 132
SHEET: 30 OF 99

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THIS POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

PAGE: 32 OF 132
 SHEET: 31 OF 99

JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

D

D

C

C



B

B

A

A

MEM Clock Termination
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
DDR3 Termination			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
		REVISION 4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 33 OF 132	SHEET 32 OF 99

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

D
C
B
A

D
C
B
A

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.

RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,58,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0,58,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1K,18,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,18,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

PAGE: 34 OF 132
 SHEET: 33 OF 99




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780002	4	IND, 0.6NH, 0201	L3570, L3571, L3573, L3574		

3V S3 WLAN FET	
MOSFET	DMP2018LFK
CHANNEL	P-TYPE
RDS(ON) @ 2.5V	14 mOhm Typ 20 mOhm Max
LOADING	1 A (EDP)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
51880767	1	CONN, 0.5mm, 20P, 0.5mm, 1.27mm	J3502	CRITICAL	




SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE

X29/ALS/CAMERA CONNECTOR

Apple Inc.


DRAWING NUMBER: 051-9589 SIZE: D
REVISION: 4.18.0
PAGE: 35 OF 132
SHEET: 34 OF 99

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

SYNC MASTER=D2 KEPLER PAGE TITLE Thunderbolt Host (1 of 2)		SYNC DATE=01/13/2012	
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 4.18.0	BRANCH
PAGE 36 OF 132		SHEET 35 OF 99	




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 4.18.0	BRANCH
		PAGE 37 OF 132	SHEET 36 OF 99

Page Notes

- Power aliases required by this page:
- =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTFFET (3.3V FET Input)
 - =PP3V3_TBTLC_FET (3.3V FET Output)
 - =PP3V3_S0_TBTMRCCTL
 - =PP1V05_TBT_P1V05TBTFFET (1.05V FET Input)
 - =PP1V05_TBTLC_FET (1.05V FET Output)
- Signal aliases required by this page:
- =TBT_CLKREQ_L
 - =TBT_RESET_L
- BOM options provided by this page:
- TBTBST:Y - Stuffs 15V boost circuitry.


Thunderbolt 15V Boost Regulator



UVLO(falling) = $1.22 * (R1 + R2) / R2$
 UVLO(rising) = $UVLO(falling) + (2\mu A * R1)$
 UVLO = 4.55V (falling), 4.95 (rising)


$V_{out} = 1.6V * (1 + R_a / R_b)$

Supervisor & CLKREQ# Isolation




TBT "POC" Power-up Reset


Intel investigating whether RC is sufficient.




3.3V TBT "LC" Switch



1.05V TBT "LC" Switch




1.05V TBT "CIO" Switch




SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
 PAGE TITLE
Thunderbolt Power Support
 Apple Inc.
 DRAWING NUMBER: 051-9589
 REVISION: 4.18.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

BRANCH	PAGE	SHEET
	38 OF 132	37 OF 99




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
RIO CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	44 OF 132
		SHEET	38 OF 99
		SIZE	D




PCIe/SATA GUMSTICK2 CONNECTOR

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SSD CONNECTOR			
		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 132
		SHEET	39 OF 99
		SIZE	D




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
USB 3.0 CONNECTORS			
	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 99	
IV ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		49 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		41 OF 99	
IV ALL RIGHTS RESERVED			


SMC Reset "Button", Supervisor & AVREF Supply



Debug Power "Buttons"




SMC Crystal Circuit




Hall Effect pads

APN: 998-3029
OMIT TABLE
J5050
HALL-SENSOR-MLB-PADS-K99




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5050	CRITICAL	


HDMI HPD ESD PROTECTION
Inversion now taking place on R10




BATLOW# ISOLATION



SMC12 PECEI SUPPORT



SMC12 SPI SUPPORT




SMC SIGNAL	RESISTOR VALUE	RESISTOR PART NUMBER	RESISTOR VALUE	RESISTOR PART NUMBER
SMC_OOB1_TX_L	100K	R5068	100K	R5068
SMC_PME_S4_DARK_L	100K	R5069	100K	R5069
SMC_ONOFF_L	10K	R5070	10K	R5070
G3_POWERON_L	10K	R5072	10K	R5072
SMC_LID	100K	R5071	100K	R5071
SMC_TX_L	10K	R5073	10K	R5073
SMC_RX_L	10K	R5074	10K	R5074
SMC_DEBUGPRT_TX_L	10K	R5075	10K	R5075
SMC_DEBUGPRT_RX_L	100K	R5076	100K	R5076
SMC_TMS	10K	R5077	10K	R5077
SMC_TDO	10K	R5078	10K	R5078
SMC_TDI	10K	R5079	10K	R5079
SMC_TCK	10K	R5080	10K	R5080
SMC_BC_ACOK	470K	R5087	470K	R5087
SMC_S5_PWRGD_VIN	100K	R5092	100K	R5092
SMC_INT_L	10K	R5093	10K	R5093
CPU_THRMTRIP_3V3	100K	R5094	100K	R5094
SPI_DESCRIPTOR_OVERRIDE_L	10K	R5095	10K	R5095

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE: SMC Support
Apple Inc.
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
PAGE: 50 OF 132
SHEET: 42 OF 99

D

D


LPC+SPI Connector



C

C

SPI Bus Series Termination




B

B


A

A


SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
LPC+SPI Debug Connector			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		51 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		43 OF 99	
IV ALL RIGHTS RESERVED			




PBUS Voltage Sense Enable & Filter




GPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




CPU 1.05V VCCIO Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU SA Current Sense / Filter




GFX Vcore Voltage Sense / Filter



GPU Vcore Voltage Sense / Filter



DDR3 1.5V DRAM ONLY CURRENT SENSE / FILTER



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	1	RES, 1/16W, 100K, 0.2, 1/16W, 0.402, 402, LF	C5327		SENSOR_NONPROD:Y
11780008	1	RES, 1/16W, 100K, 0.2, 1/16W, 0.402, 402, LF	C5328		SENSOR_NONPROD:Y

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

PAGE TITLE: Voltage & Load Side Current Sensing


Apple Inc. DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 53 OF 132 SHEET: 45 OF 99


COMPUTING High Side Current Sense / Filter




GRAPHICS High Side Current Sense / Filter




OTHER High Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER




DC-IN (AMON) Current Sense Filter



CPU VCore Load Side Current Sense / Filter



GFX/IG VCore Load Side Current Sense / Filter



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	2	RES,MTL, 1/16W, 100K, 1%, 1/16W, 0402, 0402, MF-LF	C5451, C5461		SENSOR_NONPROD:Y

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

High Side and CPU/AXG Current Sensing

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D



REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 54 OF 132 SHEET: 46 OF 99


GPU PROXIMITY/GPU DIE/LEFT FIN STACK/RIGHT FIN STACK

Placement note:
PLACE Q5501 ON TOP SIDE
CLOSE TO THE LEFT FIN STACK



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY


Placement note:
PLACE Q5503 ON TOP SIDE NEAR DDR3



Placement note:
PLACE Q5502 ON TOP SIDE
CLOSE TO BOARD EDGE


Placement note:
PLACE Q5504 ON TOP SIDE UNDER PCH

TWOP X29 PROXIMITY



Placement note:
PLACE U5523 ON BOTTOM NEAR X29 CONN

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
Thermal Sensors			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		55 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		47 OF 99	
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Fan Connectors		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		48 OF 99	
IV ALL RIGHTS RESERVED			


PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER

IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+		10UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD		80UA		0.204 V	16.32E-6 W
	VOUT		60MA (MAX)	10 OHM	0.6 V	36E-3 W
PSOC	VDD		60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
	VDD		8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN		4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


Keyboard Connector

IPD Flex Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with P5oc power to isolate when P5oc is not powered. No IPD on OE input pin PP3V3_S4 (symbol error).




WS_KBD15_C	CAP_COMP_H	CAP_COMP_L	Q5736	Q5738	LED Current
Z	1	1	off	off	none
1	0	1	on	off	source
0	1	0	off	on	sink

Caps Lock LED Drive



All RC values are TBD

5V TRACKPAD S4 FET



TPAD Buttons Disable

PLACE THESE COMPONENTS CLOSE TO J5800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB


THE TPAD BUTTONS WILL BE DISABLE WHEN THE LID IS CLOSED
LID OPEN => SMC_LID_LC ~ 3.42V
LID CLOSE => SMC_LID_LC < 0.50V

BOM Options available to CSA 5

TPAD_5V:SW_S4 Original implementation off PP5V_S4
TPAD_5V:LDO_S4 PP5V_S5 LDO power in S4 only
TPAD_5V:LDO_S5 PP5V_S5 LDO power

BOM GROUP	BOM OPTIONS
TPAD_5V:SW_S4	TPAD_5V_SW_S4
TPAD_5V:LDO_S4	TPAD_5V_FET,TPAD_5V_LDO
TPAD_5V:LDO_S5	TPAD_5V_NO_FET,TPAD_5V_LDO

SYNCH MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE: KEYBOARD/TRACKPAD (1 OF 2)
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED






Keyboard Backlight Driver & Detection

To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
 If LOW, keyboard backlight present
 If HIGH, keyboard backlight not present
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
35381612	2	IC,DC/DC CTRL,BOOST,WHITE LED,1MM,4PWR	U5850,U5860	CRITICAL	

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
KEYBOARD/TRACKPAD (2 OF 2)			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	58 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




GYRO
(WRITE: 0XD0 READ: 0XD1)

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
DIGITAL ACCELEROMETER & GYRO			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		PAGE	
4.18.0		59 OF 132	
BRANCH		SHEET	
		51 OF 99	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



PAGE TITLE		DRAWING NUMBER		SIZE
SPI ROM		051-9589		D
Apple Inc.		REVISION		4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		61 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		52 OF 99
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



AUDIO CODEC
APPLE P/N 353S2355

4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456

NOTES ON CODEC I/O

- DIFF FSINPUT= 2.45VRMS
- SE FSINPUT= 1.22VRMS
- DAC1 FSOUTPUT= 1.34VRMS
- DAC2/3 FSOUTPUTDIFF= 2.67VRMS
- DAC2/3 FSOUTPUTSE= 1.34VRMS

PAGE TITLE		SYNC DATE=03/16/2012	
AUDIO: CODEC/REGULATOR			
		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 132
		SHEET	53 OF 99

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		PAGE	
4.18.0		63 OF 132	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		63 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		54 OF 99	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A

SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
AUDIO: IV SENSE			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 132
		SHEET	55 OF 99

8

7

6


5


4

3


2

1




SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: IV SENSE FILTER			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 132
		SHEET	56 OF 99
		SIZE	D

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
 APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: SPEAKER AMP			
		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	66 OF 132
		SHEET	57 OF 99



D

D

C

C

B

B

A

A

I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

AUDIO: JACK		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 132		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	58 OF 99		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	N/A	OX09 (B)
TWEETERS	OX04 (4)	OX04 (4)	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (3)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0C (A)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	OX06 (6)	OX0E (D,E)	3V3	N/A
DMIC2	OX05 (5)	OX12 (12,C)	3V3	OX0C (12,C)
SPDIF IN	OX07 (7)	OX0F (15)	N/A	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE	SATAAGP/GPIO 16	GPIO 5
MIKEY INTERRUPT	PIRQ H	GPIO 3
PERIPHERAL DETECT	PIRQ F	GPIO 3



AUDIO CONNECTOR DETECT STATES

	NOTHING	SPDIF	HEADPHONE
AUD_J1_TTYPEDET_R	0	1	0
AUD_J1_TTYPEDET_L	1	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35383452	35381286		U6800	WAXIN ALD TO MICROCHIP

NOM R6892-C6860 FC = 106Hz
 SSM6N15FE Vth = 0.8V to 1.5V
 SSM6N15FE IGSS = +/-1uA
 FLEX-SIDE RPULLDOWN = 100k (TB 49.9k in REV 3)

SYNC MASTER=D2 CARA SYNC DATE=03/16/2012

AUDIO: JACK TRANSLATORS


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 68 OF 132
 SHEET: 59 OF 99



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
DC-In & Battery Connectors		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		60 OF 99	
IV ALL RIGHTS RESERVED			




Max Current = 8A
(L7030 limit)
f = 400 kHz

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

Vout = 5.50V
100MA MAX OUTPUT
(Switcher limit)

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	70 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




INTEL TABLE:


VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

$fb = (R7151+R7152)/R7152 = 1.349$ and $Vref = 0.5;$
 $VID1=1, VIC0=1:$
 $Vout<1,1> = Vref \times fb;$
 $VID1=0, VID0=1:$
 $Vout<0,1> = Vref \times (1+R7147 / (R7148 + R7149)) \times fb$
 $VID1=1, VID0=0$
 $Vout<1,0> = Vref \times (1+ (R7147 + R7148) / R7149) \times fb$
 $VID1=0, VID0=0$
 $Vout<0,0> = Vref \times (1+ (R7147 / (R7148 + R7149 // R7150))) \times fb$


$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
System Agent Supply			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	71 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
5V / 3.3V Power Supply			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH	PAGE	72 OF 132	
SHEET	63 OF 99		

DDR3 (1V5R1V35 S3) REGULATOR




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0343	1	RES,HTL,FLIM,1/16W,20.0K,1,9402,SMD,LF	R7315		PPDDR:1V5
114S0342	1	RES,HTL,FLIM,1/16W,19.0K,1,9402,SMD,LF	R7315		PPDDR:1V35
114S0411	1	RES,HTL,FLIM,1/16W,100K,1,9402,SMD,LF	R7316		PPDDR:1V5
114S0389	1	RES,HTL,FLIM,1/16W,57.0K,1,9402,SMD,LF	R7316		PPDDR:1V35


DRAWING NUMBER		051-9589	SIZE	D
REVISION		4.18.0		
PAGE		73 OF 132		
SHEET		64 OF 99		

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




CPU IMVP7 & AXG VCore Regulator		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	74 OF 132		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	65 OF 99		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



CPU IMV7 & AXG VCore Output		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		75 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		66 OF 99	


CPU VCCIO (1V0R1V05 S0) REGULATOR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0260	2	RES,SMD,FILM,1/16W,2.74K,1,0402,SMD,LF	R7605,R7645		PPCPUVCCIO:SNB
114S0264	2	RES,SMD,FILM,1/16W,3.01K,1,0402,SMD,LF	R7605,R7645		PPCPUVCCIO:IVB




CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	
Apple Inc.	DRAWING NUMBER: 051-9589
NOTICE OF PROPRIETARY PROPERTY:	REVISION: 4.18.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE: 76 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET: 67 OF 99
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	


1.8V S0 Regulator




1.05V SUS LDO




1.5V S0 Regulator



1.5V S0 LDO (RIO)



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE: Misc Power Supplies			
Apple Inc.		DRAWING NUMBER: 051-9589	SIZE: D
		REVISION: 4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 77 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 68 OF 99	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE

Power FETs

Apple Inc.

DRAWING NUMBER: 051-9589
REVISION: 4.18.0
PAGE: 78 OF 132
SHEET: 69 OF 99


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

S5 Rail Enables & PGOOD

Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESRC_EN	PM_SUS_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (dS4AC)	1	1	1	0	0	0	0
Deep Sleep (dS4)	0	1	1	0	0	0	0
Deep Sleep (dS5AC)	1	1	0	0	0	0	0
Deep Sleep (dS5)	0	1	0	0	0	0	0
Battery Off (G3HotAC)	Toggle 3Hz	0	0	0	0	0	0
Battery Off (G3Hot)	1	0	0	0	0	0	0

5V, 3.3V, DDR S3 ENABLE



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480315	1	RES,HTL, 510K, 1/16W, 10K, 1,0402,080,LF	R7971		PPDDR:1V5
11480323	1	RES,HTL, 510K, 1/16W, 12.4K, 1,0402,080,LF	R7971		PPDDR:1V35

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
 PAGE TITLE: Power Control 1/ENABLE
 Apple Inc.
 DRAWING NUMBER: 051-9589
 REVISION: 4.18.0
 SHEET: 79 OF 132
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Page Notes

Power aliases required by this page:
 - PP3V3_GPU_VDD33


Signal aliases required by this page:
 (NONE)

ROM options provided by this page:
 (NONE)

89	88	71	PEG R2D C P<0>	C8020	0.22UF	1	2	PEG R2D P<0>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C N<0>	C8021	0.22UF	1	2	PEG R2D N<0>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C P<1>	C8022	0.22UF	1	2	PEG R2D P<1>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C N<1>	C8023	0.22UF	1	2	PEG R2D N<1>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C P<2>	C8024	0.22UF	1	2	PEG R2D P<2>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C N<2>	C8025	0.22UF	1	2	PEG R2D N<2>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C P<3>	C8026	0.22UF	1	2	PEG R2D P<3>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C N<3>	C8027	0.22UF	1	2	PEG R2D N<3>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C P<4>	C8028	0.22UF	1	2	PEG R2D P<4>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C N<4>	C8029	0.22UF	1	2	PEG R2D N<4>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C P<5>	C8030	0.22UF	1	2	PEG R2D P<5>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C N<5>	C8031	0.22UF	1	2	PEG R2D N<5>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C P<6>	C8032	0.22UF	1	2	PEG R2D P<6>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C N<6>	C8033	0.22UF	1	2	PEG R2D N<6>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C P<7>	C8034	0.22UF	1	2	PEG R2D P<7>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	88	71	PEG R2D C N<7>	C8035	0.22UF	1	2	PEG R2D N<7>	71	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C P<0>	C8055	0.22UF	1	2	PEG D2R P<0>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C N<0>	C8056	0.22UF	1	2	PEG D2R N<0>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C P<1>	C8057	0.22UF	1	2	PEG D2R P<1>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C N<1>	C8058	0.22UF	1	2	PEG D2R N<1>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C P<2>	C8059	0.22UF	1	2	PEG D2R P<2>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C N<2>	C8060	0.22UF	1	2	PEG D2R N<2>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C P<3>	C8061	0.22UF	1	2	PEG D2R P<3>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C N<3>	C8062	0.22UF	1	2	PEG D2R N<3>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C P<4>	C8063	0.22UF	1	2	PEG D2R P<4>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C N<4>	C8064	0.22UF	1	2	PEG D2R N<4>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C P<5>	C8065	0.22UF	1	2	PEG D2R P<5>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C N<5>	C8066	0.22UF	1	2	PEG D2R N<5>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C P<6>	C8067	0.22UF	1	2	PEG D2R P<6>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C N<6>	C8068	0.22UF	1	2	PEG D2R N<6>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C P<7>	C8069	0.22UF	1	2	PEG D2R P<7>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											
89	71		PEG D2R C N<7>	C8070	0.22UF	1	2	PEG D2R N<7>	89	88	89
GND_VOID=TRUE 204 6.3V X6S-CERRH 0201											

OMIT_TABLE

U8000
 NV-GK107
 BGA
 (1 OF 10)






SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
KEPLER PCI-E			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		80 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		71 OF 99	

Power aliases required by this page:
 - =PPVCORE_GPU
 - =PPV35_GPU_FBDDQ

Signal aliases required by this page:
 (NONE)

SNM options provided by this page:
 (NONE)




SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE KEPLER CORE/FB POWER			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 81 OF 132		SHEET 72 OF 99	

Power aliases required by this page:
 - PPIV35_GPU_S0_FB
 - PPIV05_GPU_PEX_I0VDD



Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012
 PAGE TITLE: KEPLER FRAME BUFFER I/F
 DRAWING NUMBER: 051-9589
 REVISION: 4.18.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 III NOT TO REPRODUCE OR COPY IT
 IV ALL RIGHTS RESERVED












BRANCH	PAGE	SHEET
	82 OF 132	73 OF 99



SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
1V05 GPU / 1V35 FB POWER SUPPLY		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	83 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	74 OF 99
IV ALL RIGHTS RESERVED			

Page Notes
















Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:




Apple Inc. GDDR5 Frame Buffer A
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
PAGE: 84 OF 132
SYNCH MASTER=D2 SEAN SYNC DATE=03/05/2012

Page Notes

Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:



Apple Inc. GDDR5 Frame Buffer B
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.



Page Notes

Power aliases required by this paper:

- PP3V3_GPU_IPFB_IOVDD
- PP1V05_GPU_IPFC_IOVDD
- PP1V05_GPU_IPFB_IOVDD
- PP1V05_GPU_IPFE_IOVDD
- PP1V05_GPU_IPFD_IOVDD
- PP1V05_GPU_IPPEF_IOVDD
- PP1V05_GPU_IPFLVDD

Signal aliases required by this paper:

(NONE)

NON options provided by this paper:

- J311YES
- D31YES

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

KEPLER EDP/DP/GPIO

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0






NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- I NOT TO REPRODUCE OR COPY IT
- I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED


PAGE: 86 OF 132

SHEET: 77 OF 99





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	Die Rev	Strap
118S0013	1	RES, 5.0000M, 0201	R8711		FB_ZC_SMBSDMG	D-DIE	0x1
118S0414	1	RES, 5.0000M, 0201	R8711		FB_ZC_HYPIX_M_DIE	M-DIE	0x0
118S0230	1	RES, 5.0000M, 1.120W, 0201	R8711		FB_ZC_HYPIX_A_DIE	A-DIE	0x4

Straps for GK107. GF108 support has been removed.



STRAP NOTES:
CURRENTLY STUFFED FOR GF108a/GK107-GTX
STUFF R8704 FOR THICK DIE
STUFF R8705 FOR THIN DIE



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

KEPLER GPIOs, CLK & STRAPS

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

BRANCH:

PAGE: 87 OF 132





SHEET: 78 OF 99

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


Power aliases required by this page:
 - PP3V3_GPU_VDD33
 - PP1V05_GPU_PEX_IOVDD
 - PP1V05_GPU_PEX_PLLVDD

Signal aliases required by this page:
 (NONE)

Non options provided by this page:
 (NONE)



SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE KEPLER PEX PWR/GNDS			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	88 OF 132
		SHEET	79 OF 99



Stuff option for GPIO control

R8981 = PSI Control
 R8982 = VID6 control (old connection)
 R8983 = DPSLP Control


R8970 = 499
 R8971 = 100K
 R8972 = 100K
 R8973 = 100K

Do not config
 PSI_L = HIGH & DPSLP_EN = HIGH


SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
GFX IMVP VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9589	D
		REVISION	
		BRANCH	
		PAGE	89 OF 132
		SHEET	80 OF 99

LCD PANEL INTERFACE (eDP)


CRITICAL
J9000
20525-130E-01
F-RT-SM



LCD Panel HPD & AUX strapping




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE: eDP Display Connector			
Apple Inc.		DRAWING NUMBER: 051-9589	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION: 4.18.0	BRANCH:
		PAGE: 90 OF 132	SHEET: 81 OF 99



CONNECT I2C TO LCD BKLT IC


44	BT	=I2C DPMUX UC SDA	N3
44	BT	=I2C DPMUX UC SCL	N1
40	BT	DPMUX UC IRO	M3
82	BT	DPMUX UC UNUSED	M2
82	BT	DPMUX UC UNUSED	N2
82	BT	DPMUX UC UNUSED	L1
82	BT	DPMUX UC UNUSED	K3
78	BT	FB CLAMP TOGGLE REQ L	L2
82	BT	TP DPA EG HPD	B8
82	BT	TP DPR EG HPD	C9
82	BT	DP TBTSNK0 HPD EG	B9
82	BT	DP TBTSNK1 HPD EG	A10
78	BT	DP EXTA CA DET EG	C10
78	BT	DP EXTB CA DET EG	B10
82	BT	HDMI EG HPD	C11
82	BT	DP INT EG HPD	A11
82	BT	LCD PWR EN	G11
82	BT	LCD BKLT EN	G13
86	BT	TP DPMUX UC PC2	F12
82	BT	TP DPMUX UC PC3	H13
82	BT	LCD MUX EN	G10
82	BT	TP LCD MUX REQ	G12
86	BT	LCD BKLT PWM	H11
82	BT	DP DDC MUX CROSSBAR L	J13
82	BT	TP DPA IG HPD	M10
82	BT	TP DPB IG HPD	N9
82	BT	DP TBTSNK0 HPD IG	K10
82	BT	DP TBTSNK1 HPD IG	L8
82	BT	TP DP EXTA CA DET IG	M9
82	BT	TP DP EXTB CA DET IG	N8
82	BT	TP HDMI IG HPD	K9
82	BT	DP INT IG HPD	L7

J9100
1909782
M-RT-SM
7




DPMUX UC DEBUB HEADER

HDMI HPD INVERSION & ISOLATION



CA_DET ISOLATION



DPMUX UC PULL-DOWNS

82	DPMUX UC RESET L	R9120	10K	1	2	NOSTUFF
82	EG RAIL1 EN	R9121	10K	1	2	5% 1/20W HPF 201
82	EG RAIL2 EN	R9122	10K	1	2	5% 1/20W HPF 201
82	EG RAIL3 EN	R9123	10K	1	2	5% 1/20W HPF 201
82	EG RAIL4 EN	R9124	10K	1	2	5% 1/20W HPF 201
82	EG RAIL5 EN	R9125	10K	1	2	5% 1/20W HPF 201
82	LCD PWR EN	R9126	10K	1	2	NOSTUFF
86	LCD BKLT EN	R9127	10K	1	2	5% 1/20W HPF 201
86	LCD BKLT PWM	R9128	10K	1	2	5% 1/20W HPF 201
82	DPMUX UC NMI	R9129	10K	1	2	NOSTUFF
82	DPMUX UC MD1	R9130	10K	1	2	5% 1/20W HPF 201
82	DPMUX UC MD2	R9131	10K	1	2	NOSTUFF
82	DPMUX UC PECCI	R9132	10K	1	2	5% 1/20W HPF 201
82	DPMUX UC PEVREF	R9133	10K	1	2	5% 1/20W HPF 201
82	DPMUX UC UNUSED	R9134	10K	1	2	5% 1/20W HPF 201
82	EG RESET L	R9135	100K	1	2	5% 1/20W HPF 201
18	DPA IG HPD	R9136	100K	1	2	5% 1/20W HPF 201
18	DP TBTSNK0 HPD EG	R9137	100K	1	2	5% 1/20W HPF 201
18	DPB IG HPD	R9138	100K	1	2	5% 1/20W HPF 201
82	DP TBTSNK1 HPD EG	R9139	100K	1	2	5% 1/20W HPF 201
82	DP INT IG HPD	R9145	100K	1	2	5% 1/20W HPF 201
82	DP INT EG HPD	R9146	100K	1	2	5% 1/20W HPF 201

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012
PAGE TITLE

eDP Mux


Apple Inc.

DRAWING NUMBER: 051-9589
REVISION: 4.18.0
SIZE: D


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH: 91 OF 132
PAGE: 82 OF 99

DP A & DP B AUX MUX



DP A & DP B DDC MUX




MUX TRUTH TABLE

SAI/SBI	SAO	SBO	INA	INB
0	0	0	OUTB0	OUTA0
0	0	1	OUTB1	OUTA0
0	1	0	OUTB0	OUTA1
0	1	1	OUTB1	OUTA1
1	0	0	OUTA0	OUTB0
1	0	1	OUTA0	OUTB1
1	1	0	OUTA1	OUTB0
1	1	1	OUTA1	OUTB1

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
eDP Muxed Graphics Support			
DRAWING NUMBER		051-9589	
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		92 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		83 OF 99	
IV ALL RIGHTS RESERVED			


3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R9610,R9613		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R9611,R9614		TBTHV:P12V



Thunderbolt Connector B



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

Apple Inc. Thunderbolt Connector B

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 96 OF 132 SHEET: 85 OF 99


PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

CRITICAL
Q9706
FDC638APZ_SBMS001
SSOT6-HF

PPBUS_SW LCDBKLT_PWR
MIN_LINE_WIDTH=0.4 mm
MIN_NECK_WIDTH=0.25 mm
VOLTAGE=12.6V
THERE IS A SENSE RESISTOR BETWEEN
PPBUS_SW LCDBKLT_PWR
AND PPBUS_SW_BKL
ON THE SENSOR PAGE

NEED VALUE CHANGES FOR 55V AND 96 LEDS !!!



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680004	6	RES, 000K, 0402	R9717, R9718, R9719, R9720, R9721, R9722		D_BKL-PROD

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

PAGE TITLE: LCD Backlight Driver (LP8545)

Apple Inc.


DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 97 OF 132 SHEET: 86 OF 99


PCH VCCIO (1.05V S0) REGULATOR



PCH VCCIO (1.05V) POWER SUPPLY	
Apple Inc.	DRAWING NUMBER 051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 4.18.0
	PAGE 98 OF 132
	SHEET 87 OF 99


GPU Rail Sequencing

- KEPLER GPU REQUIRES RAILS TO COME UP IN THE FOLLOWING ORDER:
- 1) GPU_3.3V
 - 2) IFX IOVDD - 1.8V
 - 3) GPUVCORE
 - 4) FBVDDG/GDDRS 1.35V
 - 5) PEKXDD/Q OR IFPY IOVDD - 1.05V




NOTE: 1V8 MAY NOT BE REQUIRED FOR KEPLER IF THERE IS NO LVDS

EXT GPU PWRGD Pullup




NOTE: NO PU ON 3V3 AND 1V8 PGOODS SINCE THEY ARE SYNTHETIC.
NOTE 2: CHECK IF 1V8 IS READ AS LOGIC HIGH BY GMUX


Unused PGOOD signal




PEG_R2D_P<0>




PEG_R2D_P<5>



PEG_R2D_P<3>




PEG_R2D_P<7>




PLACE R9910 - R9917 CLOSE TO U8000

PCIE TEST STRUCTURES (FOR LAB USE)


PEG_D2R_P<0>



PEG_D2R_P<4>



PEG_D2R_P<7>



PLACE R9920 - R9927 CLOSE TO U1000

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Power Sequencing EG/PCH S0			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		PAGE	
4.18.0		99 OF 132	
BRANCH		SHEET	
		88 OF 99	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	15 MIL	?	PCIE	TOP,BOTTOM	15 MIL	?
CLK_PCIE	*	20 MIL	?				

PEG

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_RRRX	*	=4X_DIELECTRIC	?
PEG_TXTX	*	=4X_DIELECTRIC	?
PEG_TXRX	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_D2R	PEG_D2R	*	PEG_RRRX
PEG_R2D	PEG_R2D	*	PEG_TXTX
PEG_D2R	PEG_R2D	*	PEG_TXRX

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DMI_S2N_P<3:0>	PCIE_85D	PCIE	DMI_S2N_P<3:0>
DMI_S2N_N<3:0>	PCIE_85D	PCIE	DMI_S2N_N<3:0>
DMI_N2S_P<3:0>	PCIE_85D	PCIE	DMI_N2S_P<3:0>
DMI_N2S_N<3:0>	PCIE_85D	PCIE	DMI_N2S_N<3:0>
FDI_DATA_P<7:0>	PCIE_85D	PCIE	FDI_DATA_P<7:0>
FDI_DATA_N<7:0>	PCIE_85D	PCIE	FDI_DATA_N<7:0>
FDI_FSYNC<1..0>	CEU_50S	CEU_AGTL	FDI_FSYNC<1..0>
FDI_LSYNC<1..0>	CEU_50S	CEU_AGTL	FDI_LSYNC<1..0>
FDI_INT	CEU_50S	CEU_AGTL	FDI_INT
DMI_CLK100M_CPU_P	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P
DMI_CLK100M_CPU_N	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N
DP_INT_IG_ML_P<3:0>	DP_85D	DISPLAYPORT	DP_INT_IG_ML_P<3:0>
DP_INT_IG_ML_N<3:0>	DP_85D	DISPLAYPORT	DP_INT_IG_ML_N<3:0>
DP_INT_IG_AUX_P	DP_85D	DISPLAYPORT	DP_INT_IG_AUX_P
DP_INT_IG_AUX_N	DP_85D	DISPLAYPORT	DP_INT_IG_AUX_N
CPU_EDP_COMP	CEU_27P4S	CEU_COMP	CPU_EDP_COMP
CPU_PEG_COMP	CEU_27P4S	CEU_COMP	CPU_PEG_COMP
CPU_CFG<17..0>	CEU_50S	CEU_ITP	CPU_CFG<17..0>
ITPCPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P
ITPCPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N
ITPXD_P_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPXD_P_CLK100M_P
ITPXD_P_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPXD_P_CLK100M_N
DPLL_REF_CLKP	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKP
DPLL_REF_CLKN	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKN
XDP_CPU_TDI	CEU_50S	CEU_ITP	XDP_CPU_TDI
XDP_CPU_TDO	CEU_50S	CEU_ITP	XDP_CPU_TDO
XDP_CPU_TMS	CEU_50S	CEU_ITP	XDP_CPU_TMS
XDP_CPU_TCK	CEU_50S	CEU_ITP	XDP_CPU_TCK
XDP_CPU_TRST_L	CEU_50S	CEU_ITP	XDP_CPU_TRST_L
XDP_BPM_L<3..0>	CEU_50S	CEU_ITP	XDP_BPM_L<3..0>
XDP_BPM_L<7..4>	CEU_50S	CEU_ITP	XDP_BPM_L<7..4>
XDP_DBRESET_L	CEU_50S	CEU_ITP	XDP_DBRESET_L
XDP_CPU_PRDY_L	CEU_50S	CEU_ITP	XDP_CPU_PRDY_L
XDP_CPU_PREQ_L	CEU_50S	CEU_ITP	XDP_CPU_PREQ_L
CPU_CATERR_L	CEU_50S	CEU_AGTL	CPU_CATERR_L
CPU_PROC_SEL_L	CEU_50S	CEU_AGTL	CPU_PROC_SEL_L
CPU_PECI	CEU_50S	CEU_VID	CPU_PECI
CPU_PROCHOT_L	CEU_50S	CEU_AGTL	CPU_PROCHOT_L
XDP_CPU_PWRGD	CEU_50S	CEU_ITP	XDP_CPU_PWRGD
PM_THRMTRIP_L	CEU_50S	CEU_8MIL	PM_THRMTRIP_L
PM_SYNC	CEU_50S	CEU_AGTL	PM_SYNC
PM_MEM_PWRGD	CEU_50S	CEU_AGTL	PM_MEM_PWRGD
CPU_PWRGD	CEU_50S	CEU_AGTL	CPU_PWRGD
CPU_SM_RCOMP<2..0>	CEU_27P4S	CEU_COMP	CPU_SM_RCOMP<2..0>
CPU_VIDSOUT	CEU_50S	CEU_VID	CPU_VIDSOUT
CPU_VIDSCLK	CEU_50S	CEU_VID	CPU_VIDSCLK
CPU_VIDALERT_L	CEU_50S	CEU_VID	CPU_VIDALERT_L
CPU_VCCSA_VID<1..0>	CEU_55S	CEU_VID	CPU_VCCSA_VID<1..0>
CPU_VCCSENSE_P	CEU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P
CPU_VCCSENSE_N	CEU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N
CPU_VCCIOSENSE_P	CEU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P
CPU_VCCIOSENSE_N	CEU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N
CPU_AXG_SENSE_P	CEU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P
CPU_AXG_SENSE_N	CEU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N
CPU_VCC_VALSENSE_P	CEU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P
CPU_VCC_VALSENSE_N	CEU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N
CPU_AXG_VALSENSE_P	CEU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P
CPU_AXG_VALSENSE_N	CEU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N
CPU_VCCSASENSE	CEU_50S	CEU_AGTL	CPU_VCCSASENSE
PPCPU_MEM_VREFD0_A	CEU_VREF	CEU_VREF	PPCPU_MEM_VREFD0_A
PPCPU_MEM_VREFD0_B	CEU_VREF	CEU_VREF	PPCPU_MEM_VREFD0_B
PP0V75_S3_MEM_VREFD0_A	CEU_VREF	CEU_VREF	PP0V75_S3_MEM_VREFD0_A
PP0V75_S3_MEM_VREFD0_B	CEU_VREF	CEU_VREF	PP0V75_S3_MEM_VREFD0_B
PP0V75_S3_MEM_VREFCA_A	CEU_VREF	CEU_VREF	PP0V75_S3_MEM_VREFCA_A
PP0V75_S3_MEM_VREFCA_B	CEU_VREF	CEU_VREF	PP0V75_S3_MEM_VREFCA_B
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N
PEG_R2D_P<7..0>	PEG_80D	PEG_R2D	PEG_R2D_P<7..0>
PEG_R2D_N<7..0>	PEG_80D	PEG_R2D	PEG_R2D_N<7..0>
PEG_R2D_C_P<7..0>	PEG_80D	PEG_R2D	PEG_R2D_C_P<7..0>
PEG_R2D_C_N<7..0>	PEG_80D	PEG_R2D	PEG_R2D_C_N<7..0>
PEG_D2R_P<7..0>	PEG_80D	PEG_D2R	PEG_D2R_P<7..0>
PEG_D2R_N<7..0>	PEG_80D	PEG_D2R	PEG_D2R_N<7..0>
PEG_D2R_C_P<7..0>	PEG_80D	PEG_D2R	PEG_D2R_C_P<7..0>
PEG_D2R_C_N<7..0>	PEG_80D	PEG_D2R	PEG_D2R_C_N<7..0>

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

CPU Constraints

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 132 SHEET: 89 OF 99

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_QS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?
MEM_DQBL2BL	*	16 MILS	?
MEM_DQCH2CH	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_DQS	MEM_*	*	MEM_QS2MEM
MEM_*	*	*	MEM_2OTHER
MEM_A_DQ_BYTE*	MEM_A_DQ_BYTE*	*	MEM_DQBL2BL
MEM_B_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQBL2BL
MEM_A_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQCH2CH

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.
SOURCE: Chief River SFF Platform DG, Rev 0.7 (#460452), Section 2.6.3

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK N<5..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CS L<3..2>
MEM_A_CNTRL1	MEM_37S	MEM_CTRL	MEM_A_CS L<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_CS L<0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_ODT<3..2>
MEM_A_CNTRL1	MEM_37S	MEM_CTRL	MEM_A_ODT<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM_A_ODT<0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A RAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A WE L
MEM_A_DO_BYTE0	MEM_50S	MEM_A_DO_BYTE0	MEM_A DQ<7..0>
MEM_A_DO_BYTE1	MEM_50S	MEM_A_DO_BYTE1	MEM_A DQ<15..8>
MEM_A_DO_BYTE2	MEM_50S	MEM_A_DO_BYTE2	MEM_A DQ<23..16>
MEM_A_DO_BYTE3	MEM_50S	MEM_A_DO_BYTE3	MEM_A DQ<31..24>
MEM_A_DO_BYTE4	MEM_50S	MEM_A_DO_BYTE4	MEM_A DQ<39..32>
MEM_A_DO_BYTE5	MEM_50S	MEM_A_DO_BYTE5	MEM_A DQ<47..40>
MEM_A_DO_BYTE6	MEM_50S	MEM_A_DO_BYTE6	MEM_A DQ<55..48>
MEM_A_DO_BYTE7	MEM_50S	MEM_A_DO_BYTE7	MEM_A DQ<63..56>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK N<5..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_CKE<3..2>
MEM_B_CNTRL1	MEM_37S	MEM_CTRL	MEM_B_CKE<1>
MEM_B_CNTRL0	MEM_37S	MEM_CTRL	MEM_B_CKE<0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_CS L<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM_B_ODT<3..1>
MEM_B_CNTRL0	MEM_37S	MEM_CTRL	MEM_B_ODT<0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B A<15..7>
MEM_B_CMD6	MEM_40S	MEM_CMD	MEM_B A<6>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B A<5..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B RAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B WE L
MEM_B_DO_BYTE0	MEM_50S	MEM_B_DO_BYTE0	MEM_B DQ<7..0>
MEM_B_DO_BYTE1	MEM_50S	MEM_B_DO_BYTE1	MEM_B DQ<15..8>
MEM_B_DO_BYTE2	MEM_50S	MEM_B_DO_BYTE2	MEM_B DQ<23..16>
MEM_B_DO_BYTE3	MEM_50S	MEM_B_DO_BYTE3	MEM_B DQ<31..24>
MEM_B_DO_BYTE4	MEM_50S	MEM_B_DO_BYTE4	MEM_B DQ<39..32>
MEM_B_DO_BYTE5	MEM_50S	MEM_B_DO_BYTE5	MEM_B DQ<47..40>
MEM_B_DO_BYTE6	MEM_50S	MEM_B_DO_BYTE6	MEM_B DQ<55..48>
MEM_B_DO_BYTE7	MEM_50S	MEM_B_DO_BYTE7	MEM_B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS N<7>

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

Apple Inc.

051-9589

4.18.0

101 OF 132

90 OF 99

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_DISPLAYPORT	1001, 1004, 1008, 1010	=4:1_SPACING	?	PCH_DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	1001, 1004, 1008, 1010	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	1001, 1004, 1008, 1010	=5:1_SPACING	?	SATA	TOP, BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAIS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	1001, 1004, 1008, 1010	=4:1_SPACING	?	USB	TOP, BOTTOM	=4:1_SPACING	?
USB_RBIAIS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 3.0 INTERFACE CONSTRAINTS

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	1001, 1004, 1008, 1010	=5:1_SPACING	?	USB3	TOP, BOTTOM	=5:1_SPACING	?

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	LVDS_85D	LVDS	LVDS IG A CLK P	9 18
	LVDS_85D	LVDS	LVDS IG A CLK N	9 18
	LVDS_85D	LVDS	LVDS IG A DATA P<2..0>	9 18
	LVDS_85D	LVDS	LVDS IG A DATA N<2..0>	9 18
	LVDS_85D	LVDS	LVDS IG A DATA P<3>	9 18
	LVDS_85D	LVDS	LVDS IG A DATA N<3>	9 18
	LVDS_85D	LVDS	LVDS IG B DATA P<2..0>	9 18
	LVDS_85D	LVDS	LVDS IG B DATA N<2..0>	9 18
	SATA_90D	SATA	SATA HDD R2D C P	17 39
	SATA_90D	SATA	SATA HDD R2D C N	17 39
	SATA_90D	SATA	SATA HDD D2R P	17 39
	SATA_90D	SATA	SATA HDD D2R N	17 39
	SATA_90D	SATA	SATA SSD D2R MUX OUT P	39
	SATA_90D	SATA	SATA SSD D2R MUX OUT N	39
	SATA_90D	SATA	SATA SSD R2D MUX IN P	39
	SATA_90D	SATA	SATA SSD R2D MUX IN N	39
	SATA_90D	SATA	SATA SSD D2R P	39
	SATA_90D	SATA	SATA SSD D2R N	39
	SATA_90D	SATA	SATA SSD R2D P	39
	SATA_90D	SATA	SATA SSD R2D N	39
	SATA_90D	SATA	SATA HDD R2D UF P	39
	SATA_90D	SATA	SATA HDD R2D UF N	39
	SATA_90D	SATA	SATA ODD R2D C P	9 17
	SATA_90D	SATA	SATA ODD R2D C N	9 17
	SATA_90D	SATA	SATA ODD R2D P	9 17
	SATA_90D	SATA	SATA ODD R2D N	9 17
	SATA_90D	SATA	SATA ODD D2R P	9 17
	SATA_90D	SATA	SATA ODD D2R N	9 17
	SATA_90D	SATA	SATA ODD D2R UF P	9 17
	SATA_90D	SATA	SATA ODD D2R UF N	9 17
	SATA_50SE	SATA_TCOMP	PCH SATA3COMP	17
	SATA_37SE	SATA_TCOMP	PCH SATA1COMP	17
	USR_85D	USR	USB EXTB_XHCI P	19 26
	USR_85D	USR	USB EXTB_XHCI N	19 26
	USR_85D	USR	USB EXTB_EHCI P	19 26
	USR_85D	USR	USB EXTB_EHCI N	19 26
	USR_85D	USR	USB HUB UP P	19 26
	USR_85D	USR	USB HUB UP N	19 26
	USR_85D	USR	USB EXTA P	19 40
	USR_85D	USR	USB EXTA N	19 40
	USR_85D	USR	USB EXTB P	7 26 38
	USR_85D	USR	USB EXTB N	7 26 38
	USR_85D	USR	USB EXTC P	9 19
	USR_85D	USR	USB EXTC N	9 19
	USR_85D	USR	USB CAMERA CONN P	7 34
	USR_85D	USR	USB CAMERA CONN N	7 34
	USR_85D	USR	USB BT P	9 34
	USR_85D	USR	USB BT N	9 34
	USR_85D	USR	USB BT CONN P	7 34
	USR_85D	USR	USB BT CONN N	7 34
	USR_85D	USR	USB BT WAKE P	34
	USR_85D	USR	USB BT WAKE N	34
	USR_85D	USR	USB TPAD P	9 49
	USR_85D	USR	USB TPAD N	9 49
	USR_85D	USR	USB SMC P	9 41
	USR_85D	USR	USB SMC N	9 41
	PCH_USB_RBIAIS	PCH_USB_RBIAIS	PCH_USB_RBIAIS	19
	USR_85D	USR	USB EXTD_XHCI P	19 26
	USR_85D	USR	USB EXTD_XHCI N	19 26
	USR_85D	USR	USB EXTA MUXED P	40
	USR_85D	USR	USB EXTA MUXED N	40
	USR_CAMERA	USR	USB CAMERA P	19 34
	USR_CAMERA	USR	USB CAMERA N	19 34
	USR_EXTA	USR	USB LT1 P	40
	USR_EXTA	USR	USB LT1 N	40
	USR3_EXTB_TX	USR3	USB3 EXTB TX P	19 38
	USR3_EXTB_TX	USR3	USB3 EXTB TX N	19 38
	USR3_EXTB_RX	USR3	USB3 EXTB RX P	7 19 38
	USR3_EXTB_RX	USR3	USB3 EXTB RX N	7 19 38
	USR3_EXTC_TX	USR3	USB3 EXTC TX P	9 19
	USR3_EXTC_TX	USR3	USB3 EXTC TX N	9 19
	USR3_EXTC_RX	USR3	USB3 EXTC RX P	9 19
	USR3_EXTC_RX	USR3	USB3 EXTC RX N	9 19
	USR3_EXTA_TX	USR3	USB3 EXTA TX P	19 40
	USR3_EXTA_TX	USR3	USB3 EXTA TX N	19 40
	USR3_EXTA_RX	USR3	USB3 EXTA RX P	19 40
	USR3_EXTA_RX	USR3	USB3 EXTA RX N	19 40

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK_CLK32K_RTC	17 25
SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB	17 25
SYSCLK_CLK25M_ENET	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB_R	17
SYSCLK_CLK25M_ENET	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET	17
SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_TBT	25 35
SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_TBT_R	35

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PCH Constraints 1			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	102 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	91 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	7 17 41 43 82
LPC_FRAME_I	LPC_50S	LPC	LPC_FRAME_I	7 17 41 43 82
LPC_RESET_I	LPC_50S	LPC	LPC_RESET_I	25
LPC_CLK33M_SMC_R	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	19 25
LPC_CLK33M_SMC	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	25 41
LPC_CLK33M_LPCPLUS	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS	7 25 43
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	17 44
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	17 44
SMBUS_PCH_A_CLK	SMB_50S	SMB	SMB_PCH_0_CLK	17 44
SMBUS_PCH_A_DATA	SMB_50S	SMB	SMB_PCH_0_DATA	17 44
SMBUS_PCH_1_CLK	SMB_50S	SMB	SMB_PCH_1_CLK	17 44
SMBUS_PCH_1_DATA	SMB_50S	SMB	SMB_PCH_1_DATA	17 44
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	17 53
HDA_BIT_CLK_R	HDA_50S	HDA	HDA_BIT_CLK_R	17
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	17 53
HDA_SYNC_R	HDA_50S	HDA	HDA_SYNC_R	17
HDA_RST_I	HDA_50S	HDA	HDA_RST_I	17
HDA_RST_L	HDA_50S	HDA	HDA_RST_L	17 53
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	17 53
AUD_SDI_R	HDA_50S	HDA	AUD_SDI_R	53
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	17 53
HDA_SDOUT_R	HDA_50S	HDA	HDA_SDOUT_R	17 25
SPI_CLK_R	SPI_55S	SPI	SPI_CLK_R	17 43
SPI_CLK	SPI_55S	SPI	SPI_CLK	43
SPI_MOSI_R	SPI_55S	SPI	SPI_MOSI_R	17 43
SPI_MOSI	SPI_55S	SPI	SPI_MOSI	43
SPI_MISO	SPI_55S	SPI	SPI_MISO	17 43
SPI_CS0_R_L	SPI_55S	SPI	SPI_CS0_R_L	17 43
SPI_CS0_L	SPI_55S	SPI	SPI_CS0_L	43
PCIE_ENET_R2D_P	PCIE_85D	PCIE	PCIE_ENET_R2D_P	
PCIE_ENET_R2D_N	PCIE_85D	PCIE	PCIE_ENET_R2D_N	
PCIE_ENET_R2D_C_P	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	7 17 38
PCIE_ENET_R2D_C_N	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	7 17 38
PCIE_ENET_D2R_P	PCIE_85D	PCIE	PCIE_ENET_D2R_P	7 17 38
PCIE_ENET_D2R_N	PCIE_85D	PCIE	PCIE_ENET_D2R_N	7 17 38
PCIE_ENET_D2R_C_P	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	
PCIE_ENET_D2R_C_N	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	
PCIE_AP_R2D_P	PCIE_85D	PCIE	PCIE_AP_R2D_P	7 34
PCIE_AP_R2D_N	PCIE_85D	PCIE	PCIE_AP_R2D_N	7 34
PCIE_AP_R2D_C_P	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	17 34
PCIE_AP_R2D_C_N	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	17 34
PCIE_AP_D2R_P	PCIE_85D	PCIE	PCIE_AP_D2R_P	17 34
PCIE_AP_D2R_N	PCIE_85D	PCIE	PCIE_AP_D2R_N	17 34
PCIE_AP_D2R_PI_P	PCIE_85D	PCIE	PCIE_AP_D2R_PI_P	7 34
PCIE_AP_D2R_PI_N	PCIE_85D	PCIE	PCIE_AP_D2R_PI_N	7 34
PCIE_AP_R2D_PI_P	PCIE_85D	PCIE	PCIE_AP_R2D_PI_P	34
PCIE_AP_R2D_PI_N	PCIE_85D	PCIE	PCIE_AP_R2D_PI_N	34
PCIE_SSD_D2R_MUX_OUT_P	PCIE_85D	PCIE	PCIE_SSD_D2R_MUX_OUT_P	39
PCIE_SSD_D2R_MUX_OUT_N	PCIE_85D	PCIE	PCIE_SSD_D2R_MUX_OUT_N	39
PCIE_SSD_R2D_C_P<1..0>	PCIE_85D	PCIE	PCIE_SSD_R2D_C_P<1..0>	9 39
PCIE_SSD_R2D_C_N<1..0>	PCIE_85D	PCIE	PCIE_SSD_R2D_C_N<1..0>	9 39
PCIE_SSD_D2R_P<1..0>	PCIE_85D	PCIE	PCIE_SSD_D2R_P<1..0>	9 39
PCIE_SSD_D2R_N<1..0>	PCIE_85D	PCIE	PCIE_SSD_D2R_N<1..0>	9 39
PCIE_SSD_R2D_MUX_IN_P	PCIE_85D	PCIE	PCIE_SSD_R2D_MUX_IN_P	39
PCIE_SSD_R2D_MUX_IN_N	PCIE_85D	PCIE	PCIE_SSD_R2D_MUX_IN_N	39
PCIE_SSD_D2R_C_P<1>	PCIE_85D	PCIE	PCIE_SSD_D2R_C_P<1>	39
PCIE_SSD_D2R_C_N<1>	PCIE_85D	PCIE	PCIE_SSD_D2R_C_N<1>	39
PCIE_SSD_R2D_P<1>	PCIE_85D	PCIE	PCIE_SSD_R2D_P<1>	39
PCIE_SSD_R2D_N<1>	PCIE_85D	PCIE	PCIE_SSD_R2D_N<1>	39
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_PCH_P	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_PCH_N	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_P	17 35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_N	17 35
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK96M_DOT_P	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK96M_DOT_N	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK100M_SATA_P	17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH_CLK100M_SATA_N	17
CPU_50S	CLK_PCIE	CLK_PCIE	PCH_CLK143M_REFCLK	17
CPU_50S	CLK_PCIE	CLK_PCIE	PCH_CLK33M_PCIN	17 25
1:1_DIFFPAIR	CLK_PCIE	CLK_PCIE	PEX_TSTCLK_O_P	71 95
1:1_DIFFPAIR	CLK_PCIE	CLK_PCIE	PEX_TSTCLK_O_N	71 95
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PEG_CLK100M_P	17 71
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PEG_CLK100M_N	17 71
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 17 38
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 17 38
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_P	17 34
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_N	17 34
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_FW_P	9 17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_FW_N	9 17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_P	17 39
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_N	17 39
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	9 17
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	9 17
PCIE_TBT_R2D_C_P<3..0>	PCIE_85D	PCIE	PCIE_TBT_R2D_C_P<3..0>	9 35
PCIE_TBT_R2D_C_N<3..0>	PCIE_85D	PCIE	PCIE_TBT_R2D_C_N<3..0>	9 35
PCIE_TBT_R2D_P<3..0>	PCIE_85D	PCIE	PCIE_TBT_R2D_P<3..0>	35
PCIE_TBT_R2D_N<3..0>	PCIE_85D	PCIE	PCIE_TBT_R2D_N<3..0>	35
PCIE_TBT_D2R_P<3..0>	PCIE_85D	PCIE	PCIE_TBT_D2R_P<3..0>	9 35
PCIE_TBT_D2R_N<3..0>	PCIE_85D	PCIE	PCIE_TBT_D2R_N<3..0>	9 35
PCIE_TBT_D2R_C_P<3..0>	PCIE_85D	PCIE	PCIE_TBT_D2R_C_P<3..0>	35
PCIE_TBT_D2R_C_N<3..0>	PCIE_85D	PCIE	PCIE_TBT_D2R_C_N<3..0>	35

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

PAGE TITLE: PCH Constraints 2

Apple Inc. DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 103 OF 132 SHEET: 92 OF 99

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
TBTDP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP	*	=5x_DIELECTRIC	?	TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

NOTE: Thunderbolt high-speed nets are NOT directly assigned to TBTDP_*D physical rules.
 TABLE_PHYSICAL_ASSIGNMENT symbols must be used to create the assignments.
 Proper differential impedance depends on mDP connector used.
 For 514-0637: R2D nets (SMT pins) = 80D, D2R nets (TH pins) = 100D

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
TBT_A_R2D	TBTDP_85N	TBTDP	TBT A R2D C P<1..0>	7 35 84
TBT_A_R2D	TBTDP_85N	TBTDP	TBT A R2D C N<1..0>	7 35 84
TBT_A_R2D	TBTDP_85N	TBTDP	TBT A R2D P<1..0>	7 84
TBT_A_R2D	TBTDP_85N	TBTDP	TBT A R2D N<1..0>	7 84
DP_TBTPA_ML	DP_85D	DISLAYPORT	DP TBTPA ML C P<3..1:2>	35 84
DP_TBTPA_ML	DP_85D	DISLAYPORT	DP TBTPA ML C N<3..1:2>	35 84
DP_TBTPA_ML	DP_85D	DISLAYPORT	DP TBTPA ML P<3..1:2>	84
DP_TBTPA_ML	DP_85D	DISLAYPORT	DP TBTPA ML N<3..1:2>	84
DP_TBTPA_ML	DP_85D	DISLAYPORT	DP A LSX ML P<1>	84
DP_TBTPA_ML	DP_85D	DISLAYPORT	DP A LSX ML N<1>	84
TBT_A_D2R	TBTDP_85N	TBTDP	TBT A D2R C P<1..0>	7 84
TBT_A_D2R	TBTDP_85N	TBTDP	TBT A D2R C N<1..0>	7 84
TBT_A_D2R	TBTDP_85N	TBTDP	TBT A D2R P<1..0>	7 35 84
TBT_A_D2R	TBTDP_85N	TBTDP	TBT A D2R N<1..0>	7 35 84
DP_TBTPA_AUXCH_C_P	DP_85D	DISLAYPORT	DP TBTPA AUXCH C P	35 84
DP_TBTPA_AUXCH_C_N	DP_85D	DISLAYPORT	DP TBTPA AUXCH C N	35 84
DP_TBTPA_AUXCH_P	DP_85D	DISLAYPORT	DP TBTPA AUXCH P	84
DP_TBTPA_AUXCH_N	DP_85D	DISLAYPORT	DP TBTPA AUXCH N	84
DP_TBTPA_AUXCH_DDC_P	DP_85D	DISLAYPORT	DP A AUXCH DDC P	84
DP_TBTPA_AUXCH_DDC_N	DP_85D	DISLAYPORT	DP A AUXCH DDC N	84
TBT_A_D2R1_AUXDDC_P	TBTDP_85N	TBTDP	TBT A D2R1 AUXDDC P	84
TBT_A_D2R1_AUXDDC_N	TBTDP_85N	TBTDP	TBT A D2R1 AUXDDC N	84
TBT_B_R2D	TBTDP_85N	TBTDP	TBT B R2D C P<1..0>	7 35 85
TBT_B_R2D	TBTDP_85N	TBTDP	TBT B R2D C N<1..0>	7 35 85
TBT_B_R2D	TBTDP_85N	TBTDP	TBT B R2D P<1..0>	7 85
TBT_B_R2D	TBTDP_85N	TBTDP	TBT B R2D N<1..0>	7 85
DP_TBTPB_ML_C_P<3..1:2>	DP_85D	DISLAYPORT	DP TBTPB ML C P<3..1:2>	35 85
DP_TBTPB_ML_C_N<3..1:2>	DP_85D	DISLAYPORT	DP TBTPB ML C N<3..1:2>	35 85
DP_TBTPB_ML_P<3..1:2>	DP_85D	DISLAYPORT	DP TBTPB ML P<3..1:2>	85
DP_TBTPB_ML_N<3..1:2>	DP_85D	DISLAYPORT	DP TBTPB ML N<3..1:2>	85
DP_TBTPB_ML_P<1>	DP_85D	DISLAYPORT	DP B LSX ML P<1>	85
DP_TBTPB_ML_N<1>	DP_85D	DISLAYPORT	DP B LSX ML N<1>	85
TBT_B_D2R	TBTDP_85N	TBTDP	TBT B D2R C P<1..0>	7 85
TBT_B_D2R	TBTDP_85N	TBTDP	TBT B D2R C N<1..0>	7 85
TBT_B_D2R	TBTDP_85N	TBTDP	TBT B D2R P<1..0>	7 35 85
TBT_B_D2R	TBTDP_85N	TBTDP	TBT B D2R N<1..0>	7 35 85
DP_TBTPB_AUXCH_C_P	DP_85D	DISLAYPORT	DP TBTPB AUXCH C P	35 85
DP_TBTPB_AUXCH_C_N	DP_85D	DISLAYPORT	DP TBTPB AUXCH C N	35 85
DP_TBTPB_AUXCH_P	DP_85D	DISLAYPORT	DP TBTPB AUXCH P	85
DP_TBTPB_AUXCH_N	DP_85D	DISLAYPORT	DP TBTPB AUXCH N	85
DP_TBTPB_AUXCH_DDC_P	DP_85D	DISLAYPORT	DP B AUXCH DDC P	85
DP_TBTPB_AUXCH_DDC_N	DP_85D	DISLAYPORT	DP B AUXCH DDC N	85
TBT_B_D2R1_AUXDDC_P	TBTDP_85N	TBTDP	TBT B D2R1 AUXDDC P	85
TBT_B_D2R1_AUXDDC_N	TBTDP_85N	TBTDP	TBT B D2R1 AUXDDC N	85

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
DP_TBTSRC_ML_C_P<3..0>	DP_85D	DISLAYPORT	DP TBTSRC ML C P<3..0>	
DP_TBTSRC_ML_C_N<3..0>	DP_85D	DISLAYPORT	DP TBTSRC ML C N<3..0>	
DP_TBTSRC_AUXCH_C_P	DP_85D	DISLAYPORT	DP TBTSRC AUXCH C P	
DP_TBTSRC_AUXCH_C_N	DP_85D	DISLAYPORT	DP TBTSRC AUXCH C N	
TBT_SPI_CLK	TBT_SPI_55S	TBT_SPI	TBT SPI CLK	35
TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI	TBT SPI MOSI	35
TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI	TBT SPI MISO	35
TBT_SPI_CS_L	TBT_SPI_55S	TBT_SPI	TBT SPI CS L	35

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Thunderbolt Constraints			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		105 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		93 OF 99	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_50S	SMB	SMBUS_SMC_2_S3_SCL	7 41 44
SMBUS_SMC_2_S3_SDA	SMB_50S	SMB	SMBUS_SMC_2_S3_SDA	7 41 44
SMBUS_SMC_1_S0_SCL	SMB_50S	SMB	SMBUS_SMC_1_S0_SCL	41 44
SMBUS_SMC_1_S0_SDA	SMB_50S	SMB	SMBUS_SMC_1_S0_SDA	41 44
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	41 44
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	41 44
SMBUS_SMC_5_SCL	SMB_50S	SMB	SMBUS_SMC_5_SCL	
SMBUS_SMC_5_SDA	SMB_50S	SMB	SMBUS_SMC_5_SDA	
SMBUS_SMC_3_SCL	SMB_50S	SMB	SMBUS_SMC_3_SCL	41 44
SMBUS_SMC_3_SDA	SMB_50S	SMB	SMBUS_SMC_3_SDA	41 44

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	61
	1T01_DIFFPAIR		CHGR_CSI_N	61
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	61
	1T01_DIFFPAIR		CHGR_CSO_N	61

D

D

C


C

B

B

A

A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 132
		SHEET	94 OF 99

8

7

6

5

4

3

2

1

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	TOP,BOTTOM	=5x_DIELECTRIC	?
GDDR5_CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
GDDR5_DATA	TOP,BOTTOM	=5x_DIELECTRIC	?
GDDR5_EDC	TOP,BOTTOM	=5x_DIELECTRIC	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
HDMI	*	=3x_DIELECTRIC	?

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
 MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB_A0_CLK_P
FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB_A0_CLK_N
FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB_A1_CLK_P
FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB_A1_CLK_N
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_A<8..0>
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_A<8..0>
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_ABI_L
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_ABI_L
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_RAS_L
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_RAS_L
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_CAS_L
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_CAS_L
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_WE_L
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_WE_L
FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_A0_CKE_L
FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_A1_CKE_L
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB_A0_CS_L
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB_A1_CS_L
FB_A0_EDC0	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<0>
FB_A0_EDC1	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<1>
FB_A0_EDC2	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<2>
FB_A0_EDC3	GDDR5_45SE	GDDR5_EDC	FB_A0_EDC<3>
FB_A0_DBI_I0	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<0>
FB_A0_DBI_I1	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<1>
FB_A0_DBI_I2	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<2>
FB_A0_DBI_I3	GDDR5_45SE	GDDR5_DATA	FB_A0_DBI_L<3>
FB_A1_DBI_I0	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<0>
FB_A1_DBI_I1	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<1>
FB_A1_DBI_I2	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<2>
FB_A1_DBI_I3	GDDR5_45SE	GDDR5_DATA	FB_A1_DBI_L<3>
FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB_A0_WCLK_N<0>
FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB_A0_WCLK_N<1>
FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB_A1_WCLK_N<0>
FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB_A1_WCLK_N<1>
FB_A0_DO_BYTE0	GDDR5_45SE	GDDR5_DATA	FB_A0_DO<7..0>
FB_A0_DO_BYTE1	GDDR5_45SE	GDDR5_DATA	FB_A0_DO<15..8>
FB_A0_DO_BYTE2	GDDR5_45SE	GDDR5_DATA	FB_A0_DO<23..16>
FB_A0_DO_BYTE3	GDDR5_45SE	GDDR5_DATA	FB_A0_DO<31..24>
FB_A1_DO_BYTE0	GDDR5_45SE	GDDR5_DATA	FB_A1_DO<7..0>
FB_A1_DO_BYTE1	GDDR5_45SE	GDDR5_DATA	FB_A1_DO<15..8>
FB_A1_DO_BYTE2	GDDR5_45SE	GDDR5_DATA	FB_A1_DO<23..16>
FB_A1_DO_BYTE3	GDDR5_45SE	GDDR5_DATA	FB_A1_DO<31..24>
FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_A0_RESET_L
FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_A1_RESET_L

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB_B0_CLK_P
FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB_B0_CLK_N
FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB_B1_CLK_P
FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB_B1_CLK_N
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_A<8..0>
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_A<8..0>
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_ABI_L
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_ABI_L
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_RAS_L
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_RAS_L
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_CAS_L
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_CAS_L
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_WE_L
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_WE_L
FB_B0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_B0_CKE_L
FB_B1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_B1_CKE_L
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB_B0_CS_L
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB_B1_CS_L
FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB_B0_EDC<0>
FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB_B0_EDC<1>
FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB_B0_EDC<2>
FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB_B0_EDC<3>
FB_B0_DBI_I0	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<0>
FB_B0_DBI_I1	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<1>
FB_B0_DBI_I2	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<2>
FB_B0_DBI_I3	GDDR5_45SE	GDDR5_DATA	FB_B0_DBI_L<3>
FB_B1_DBI_I0	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<0>
FB_B1_DBI_I1	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<1>
FB_B1_DBI_I2	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<2>
FB_B1_DBI_I3	GDDR5_45SE	GDDR5_DATA	FB_B1_DBI_L<3>
FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB_B0_WCLK_N<0>
FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB_B0_WCLK_N<1>
FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB_B1_WCLK_N<0>
FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB_B1_WCLK_N<1>
FB_B0_DO_BYTE0	GDDR5_45SE	GDDR5_DATA	FB_B0_DO<7..0>
FB_B0_DO_BYTE1	GDDR5_45SE	GDDR5_DATA	FB_B0_DO<15..8>
FB_B0_DO_BYTE2	GDDR5_45SE	GDDR5_DATA	FB_B0_DO<23..16>
FB_B0_DO_BYTE3	GDDR5_45SE	GDDR5_DATA	FB_B0_DO<31..24>
FB_B1_DO_BYTE0	GDDR5_45SE	GDDR5_DATA	FB_B1_DO<7..0>
FB_B1_DO_BYTE1	GDDR5_45SE	GDDR5_DATA	FB_B1_DO<15..8>
FB_B1_DO_BYTE2	GDDR5_45SE	GDDR5_DATA	FB_B1_DO<23..16>
FB_B1_DO_BYTE3	GDDR5_45SE	GDDR5_DATA	FB_B1_DO<31..24>
FB_B0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_B0_RESET_L
FB_B1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB_B1_RESET_L

MUXGFx & DP AUX MUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DP_INT_ML_C_P<3..0>	DP_85D	DISPLAYPORT	DP_INT_ML_C_P<3..0>
DP_INT_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP_INT_ML_C_N<3..0>
DP_INT_AUX_C_P	DP_85D	DISPLAYPORT	DP_INT_AUX_C_P
DP_INT_AUX_C_N	DP_85D	DISPLAYPORT	DP_INT_AUX_C_N
DP_INT_AUX_P	DP_85D	DISPLAYPORT	DP_INT_AUX_P
DP_INT_AUX_N	DP_85D	DISPLAYPORT	DP_INT_AUX_N
DP_INT_EG_AUX_P	DP_85D	DISPLAYPORT	DP_INT_EG_AUX_P
DP_INT_EG_AUX_N	DP_85D	DISPLAYPORT	DP_INT_EG_AUX_N
DP_INT_ML_F_P<3..0>	DP_85D	DISPLAYPORT	DP_INT_ML_F_P<3..0>
DP_INT_ML_F_N<3..0>	DP_85D	DISPLAYPORT	DP_INT_ML_F_N<3..0>
DP_INT_EG_ML_P<3..0>	DP_85D	DISPLAYPORT	DP_INT_EG_ML_P<3..0>
DP_INT_EG_ML_N<3..0>	DP_85D	DISPLAYPORT	DP_INT_EG_ML_N<3..0>
DPA_IG_AUX_CH_P	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_P
DPA_IG_AUX_CH_N	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_N
DPB_IG_AUX_CH_P	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_P
DPB_IG_AUX_CH_N	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_N
DP_TBTSNK0_EG_AUXCH_P	DP_85D	DISPLAYPORT	DP_TBTSNK0_EG_AUXCH_P
DP_TBTSNK0_EG_AUXCH_N	DP_85D	DISPLAYPORT	DP_TBTSNK0_EG_AUXCH_N
DP_TBTSNK1_EG_AUXCH_P	DP_85D	DISPLAYPORT	DP_TBTSNK1_EG_AUXCH_P
DP_TBTSNK1_EG_AUXCH_N	DP_85D	DISPLAYPORT	DP_TBTSNK1_EG_AUXCH_N
DP_TBTSNK0_AUXCH_C_P	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_C_P
DP_TBTSNK0_AUXCH_C_N	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_C_N
DP_TBTSNK1_AUXCH_C_P	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_P
DP_TBTSNK1_AUXCH_C_N	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_N
DP_TBTSNK0_ML_C_P<3..0>	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_P<3..0>
DP_TBTSNK0_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_N<3..0>
DP_TBTSNK1_ML_C_P<3..0>	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_P<3..0>
DP_TBTSNK1_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_N<3..0>
DP_TBTSNK1_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_N<3..0>
DP_TBTSNK0_AUXCH_P	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_P
DP_TBTSNK0_AUXCH_N	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_N
DP_TBTSNK1_AUXCH_P	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_P
DP_TBTSNK1_AUXCH_N	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_N
DP_TBTSNK0_ML_P<3..0>	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_P<3..0>
DP_TBTSNK0_ML_N<3..0>	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_N<3..0>
DP_TBTSNK1_ML_P<3..0>	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_P<3..0>
DP_TBTSNK1_ML_N<3..0>	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_N<3..0>

Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
GPU_CLK#27M	CLK_SLOW_55R	CLK_SLOW	GPU_OSC_27M_XTALIN
GPU_CLK#27M	CLK_SLOW_55R	CLK_SLOW	GPU_OSC_27M_XTALOUT
GPU_CLK#27M	CLK_SLOW_55R	CLK_SLOW	GPU_OSC_27M_XTAL_BUFFEROUT
GPU_CLK#27M	CLK_SLOW_55R	CLK_SLOW	GPU_OSC_27M_SSIN
1:1_DIFPAIR			PEX_TSTCLK_O_P
1:1_DIFPAIR			PEX_TSTCLK_O_N
HDMI_DATA	HDMI_80D	HDMI	HDMI_EG_DATA_C_P<2..0>
HDMI_80D	HDMI	HDMI	HDMI_EG_DATA_C_N<2..0>
HDMI_CLK	HDMI_80D	HDMI	HDMI_EG_CLK_C_P
HDMI_80D	HDMI	HDMI	HDMI_EG_CLK_C_N

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
 PAGE TITLE GPU (Kepler) CONSTRAINTS
 DRAWING NUMBER 051-9589 SIZE D
 REVISION 4.18.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE 107 OF 132
 SHEET 95 OF 99

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_LY01_558	*	*111_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=111_DIFFPAIR	=111_DIFFPAIR
THERM_LY01_558	*	*111_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=111_DIFFPAIR	=111_DIFFPAIR
DIFFPAIR	*	*111_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=111_DIFFPAIR	=111_DIFFPAIR
AUDIO010FF	*	*111_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_558_CP010V1S81	*	*111_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	0.2 MM	0.2 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=211_SPACING	?
THERM	*	=211_SPACING	?
AUDIO	*	=211_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20H	*	0.20 MM	1000
PWR_P20H	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_CLK	*	GND_P20H
GND	MEM_CMD	*	GND_P20H
GND	MEM_CTLG	*	GND_P20H
GND	MEM_*_DO_*TYPE*	*	GND_P20H
GND	MEM_DQS	*	GND_P20H

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
MEM_72D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
MEM_37S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
MEM_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
PCIE_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	10 MM	VERRIDE	VERRIDE
USB_85D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
CPU_27F4S_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM	100 MIL	VERRIDE	VERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_C0P	GND	*	GND_P20H
CPU_VCCSENSE	GND	*	GND_P20H

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20H
PCIE	GND	*	GND_P20H
SATA	GND	*	GND_P20H
USB	GND	*	GND_P20H
CLK_PCIE	SB_POWER	*	PWR_P20H
SATA	SB_POWER	*	PWR_P20H
USB	SB_POWER	*	PWR_P20H

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P20H

D2 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SENSE_DIFFPAIR	THERM_LY01_558	CPUTHMNS D2 P	
SENSE_DIFFPAIR	THERM_LY01_558	CPUTHMNS D2 N	
SENSE_DIFFPAIR	THERM_LY01_558	DDR3THMNS D1 P	
SENSE_DIFFPAIR	THERM_LY01_558	DDR3THMNS D1 N	
SENSE_DIFFPAIR	THERM_LY01_558	CPUTHMNS D P	
SENSE_DIFFPAIR	THERM_LY01_558	CPUTHMNS D N	
SENSE_DIFFPAIR	THERM_LY01_558	GPU TDIODE P	
SENSE_DIFFPAIR	THERM_LY01_558	GPU TDIODE N	
SENSE_DIFFPAIR	THERM_LY01_558	VCCSAR0 CS P	
SENSE_DIFFPAIR	THERM_LY01_558	VCCSAR0 CS N	
SENSE_DIFFPAIR	THERM_LY01_558	VCCSAIENS R P	
SENSE_DIFFPAIR	THERM_LY01_558	VCCSAIENS R N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS IV5 MEM R P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS IV5 MEM R N	
SENSE_DIFFPAIR	THERM_LY01_558	CPUVCCIO9 CS P	
SENSE_DIFFPAIR	THERM_LY01_558	CPUVCCIO9 CS N	
SENSE_DIFFPAIR	THERM_LY01_558	CPUVCCIOIENS R P	
SENSE_DIFFPAIR	THERM_LY01_558	CPUVCCIOIENS R N	
SENSE_DIFFPAIR	THERM_LY01_558	GPIUSENS N	
SENSE_DIFFPAIR	THERM_LY01_558	GPIUSENS P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS IV5 MEM N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS IV5 MEM P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS AIRPORT N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS AIRPORT P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS AIRPORT R P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS AIRPORT R N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS AIRPORT P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS AIRPORT R P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS LCDBELT N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS LCDBELT P	
SENSE_DIFFPAIR	THERM_LY01_558	GPIUPB CS P	
SENSE_DIFFPAIR	THERM_LY01_558	GPIUPB CS N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS PFIV0 SOGPU R P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS PFIV0 SOGPU R N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS PFIV5 SOGPU P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS PFIV5 SOGPU N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS PFIV5 SOGPU R P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS PFIV5 SOGPU R N	
SENSE_DIFFPAIR	THERM_LY01_558	PIV05 GPU CS P	
SENSE_DIFFPAIR	THERM_LY01_558	PIV05 GPU CS N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS PFIV5 SOGPU R P	
SENSE_DIFFPAIR_42	THERM_LY01_558	CPUIHVP ISNSIG P	
SENSE_DIFFPAIR_41	THERM_LY01_558	CPUIHVP ISNSIG N	
SENSE_DIFFPAIR	THERM_LY01_558	CPUIHVP ISNSIG R P	
SENSE_DIFFPAIR	THERM_LY01_558	CPUIHVP ISNSIG R N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS HS OTHER P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS HS OTHER N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS HS GPU P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS HS GPU N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS HS COMPUTING P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS HS COMPUTING N	
SENSE_DIFFPAIR	THERM_LY01_558	CPUIHVP ISNS P	
SENSE_DIFFPAIR	THERM_LY01_558	CPUIHVP ISNS N	
SENSE_DIFFPAIR	THERM_LY01_558	ADC1 VSENSE P	
SENSE_DIFFPAIR	THERM_LY01_558	ADC1 VSENSE N	
SENSE_DIFFPAIR	THERM_LY01_558	ADC2 VSENSE P	
SENSE_DIFFPAIR	THERM_LY01_558	ADC2 VSENSE N	
SENSE_DIFFPAIR	THERM_LY01_558	ADC2 ISENSE P	
SENSE_DIFFPAIR	THERM_LY01_558	ADC2 ISENSE N	
SENSE_DIFFPAIR	THERM_LY01_558	ADC2 ISENSE P	
SENSE_DIFFPAIR	THERM_LY01_558	ADC2 ISENSE N	
SENSE_DIFFPAIR	THERM_LY01_558	SPKR R RSENSE P	
SENSE_DIFFPAIR	THERM_LY01_558	SPKR R RSENSE N	
SENSE_DIFFPAIR	THERM_LY01_558	SPKR L RSENSE P	
SENSE_DIFFPAIR	THERM_LY01_558	SPKR L RSENSE N	
SENSE_DIFFPAIR	THERM_LY01_558	AUD LO1 L P	
SENSE_DIFFPAIR	THERM_LY01_558	AUD LO1 L N	
SENSE_DIFFPAIR	THERM_LY01_558	AUD LO1 R P	
SENSE_DIFFPAIR	THERM_LY01_558	AUD LO1 R N	
SENSE_DIFFPAIR	THERM_LY01_558	AUD LO2 L P	
SENSE_DIFFPAIR	THERM_LY01_558	AUD LO2 L N	
SENSE_DIFFPAIR	THERM_LY01_558	AUD LO2 R P	
SENSE_DIFFPAIR	THERM_LY01_558	AUD LO2 R N	
SENSE_DIFFPAIR	THERM_LY01_558	AUD MIC INL P	
SENSE_DIFFPAIR	THERM_LY01_558	AUD MIC INL N	
SENSE_DIFFPAIR	THERM_LY01_558	AUD SPKRAMP LIN P	
SENSE_DIFFPAIR	THERM_LY01_558	AUD SPKRAMP LIN N	
SENSE_DIFFPAIR	THERM_LY01_558	AUD SPKRAMP RIN P	
SENSE_DIFFPAIR	THERM_LY01_558	AUD SPKRAMP RIN N	
SENSE_DIFFPAIR	THERM_LY01_558	AUD SPKRAMP LSUBIN P	
SENSE_DIFFPAIR	THERM_LY01_558	AUD SPKRAMP LSUBIN N	
SENSE_DIFFPAIR	THERM_LY01_558	LSPKR INTIV RSENSE P	
SENSE_DIFFPAIR	THERM_LY01_558	LSPKR INTIV RSENSE N	
SENSE_DIFFPAIR	THERM_LY01_558	RSPKR INTIV RSENSE P	
SENSE_DIFFPAIR	THERM_LY01_558	RSPKR INTIV RSENSE N	
SENSE_DIFFPAIR	THERM_LY01_558	LSPKR INTIV P	
SENSE_DIFFPAIR	THERM_LY01_558	LSPKR INTIV N	
SENSE_DIFFPAIR	THERM_LY01_558	RSPKR INTIV P	
SENSE_DIFFPAIR	THERM_LY01_558	RSPKR INTIV N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS TBT N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS TBT P	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS TBT R N	
SENSE_DIFFPAIR	THERM_LY01_558	ISNS TBT R P	

D2 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE_CLK100M AP	CLK_PCIE_S0D	CLK_PCIE	
PCIE_CLK100M AP_CONN P	CLK_PCIE_S0D	CLK_PCIE	
PCIE_CLK100M AP_CONN N	CLK_PCIE	CLK_PCIE	
CHGR CSI R P	LT01_DIFFPAIR	LT01_DIFFPAIR	
CHGR CSI R N	LT01_DIFFPAIR	LT01_DIFFPAIR	
CHGR CSO R P	LT01_DIFFPAIR	LT01_DIFFPAIR	
CHGR CSO R N	LT01_DIFFPAIR	LT01_DIFFPAIR	
USB2 EXTA MIXED P	USB_EXTA	USB_EXTA	
USB2 EXTA MIXED N	USB_EXTA	USB_EXTA	
USB2 LT1 P	USB_EXTA	USB_EXTA	
USB2 LT1 N	USB_EXTA	USB_EXTA	
CONN USB2 BT P	USB_EXTA	USB_EXTA	
CONN USB2 BT N	USB_EXTA	USB_EXTA	
USB LT2 P	USB_EXTA	USB_EXTA	
USB LT2 N	USB_EXTA	USB_EXTA	
SPKRAMP LIN P	AUDIO	AUDIO	
SPKRAMP LIN N	AUDIO	AUDIO	
SPKRAMP RIN P	AUDIO	AUDIO	
SPKRAMP RIN N	AUDIO	AUDIO	
SM2375SL P	AUDIO	AUDIO	
SM2375SL N	AUDIO	AUDIO	
SM2375SR P	AUDIO	AUDIO	
SM2375SR N	AUDIO	AUDIO	
SPKRCONN SL OUT P R	AUDIO	AUDIO	
SPKRCONN SL OUT N R	AUDIO	AUDIO	
SPKRCONN SL OUT P	AUDIO	AUDIO	
SPKRCONN SL OUT N	AUDIO	AUDIO	
LSPKR VSENSE FILT P	AUDIO	AUDIO	
LSPKR VSENSE FILT N	AUDIO	AUDIO	
RSPKR VSENSE FILT P	AUDIO	AUDIO	
RSPKR VSENSE FILT N	AUDIO	AUDIO	
SPKRCONN SR OUT P R	AUDIO	AUDIO	
SPKRCONN SR OUT N R	AUDIO	AUDIO	
SPKRCONN SR OUT P	AUDIO	AUDIO	
SPKRCONN SR OUT N	AUDIO	AUDIO	
LSPKR ISENSE FILT P	AUDIO	AUDIO	
LSPKR ISENSE FILT N	AUDIO	AUDIO	
RSPKR ISENSE FILT P	AUDIO	AUDIO	
RSPKR ISENSE FILT N	AUDIO	AUDIO	
RSUBIN P	AUDIO	AUDIO	
RSUBIN N	AUDIO	AUDIO	
LSUBIN P	AUDIO	AUDIO	
LSUBIN N	AUDIO	AUDIO	
SSM4321SR P	AUDIO	AUDIO	
SSM4321SR N	AUDIO	AUDIO	
SSM4321SL P	AUDIO	AUDIO	
SSM4321SL N	AUDIO	AUDIO	
LSPKR VSENSE IN P	AUDIO	AUDIO	
LSPKR VSENSE IN N	AUDIO	AUDIO	
RSPKR VSENSE IN P	AUDIO	AUDIO	
RSPKR VSENSE IN N	AUDIO	AUDIO	
LSPKR ISENSE RDIVIDE P	AUDIO	AUDIO	
LSPKR ISENSE RDIVIDE N	AUDIO	AUDIO	
RSPKR ISENSE RDIVIDE P	AUDIO	AUDIO	
RSPKR ISENSE RDIVIDE N	AUDIO	AUDIO	
LSPKR VSENSE RDIVIDE P	AUDIO	AUDIO	
LSPKR VSENSE RDIVIDE N	AUDIO	AUDIO	
RSPKR VSENSE RDIVIDE P	AUDIO	AUDIO	
RSPKR VSENSE RDIVIDE N	AUDIO	AUDIO	
USB TPAD R P	USB_EXTA	USB_EXTA	
USB TPAD R N	USB_EXTA	USB_EXTA	
PP3V3_65	SA_POWER	SA_POWER	
PP3V3_80	SA_POWER	SA_POWER	
PP1V5_S1RR0_CPUDRM	SA_POWER	SA_POWER	
GND	GND	GND	

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

SYNC MASTER=D2 CLEAN SYNC DATE=03/15/2012

Project Specific Constraints

Apple Inc.

4.18.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

PAGE: 108 OF 132

SHEET: 96 OF 99

15" MBP BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
50_OHM_SE	*	Y	0.070 MM	0.070 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.105 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.120 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.124 MM	0.124 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.124 MM	0.124 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP,BOTTOM	Y	0.140 MM	0.140 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.120 MM	0.120 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.089 MM	0.089 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.110 MM	0.110 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.081 MM	0.081 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.099 MM	0.090 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.079 MM	0.079 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?

15" MBP Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ISL2	AUDIO_DIFFPAIR	AUDIODIFF	ADCI_ISENSE_P
ISL2	AUDIO_DIFFPAIR	AUDIODIFF	ADCI_ISENSE_N
ISL2	CPUMVPP_ISNS1_P	CPUMVPP_ISNS1_P	46 65 66
ISL2	CPUMVPP_ISNS1_N	CPUMVPP_ISNS1_N	46 66
ISL2	CPUMVPP_ISNS2G_P	CPUMVPP_ISNS2G_P	46 66
ISL2	CPUMVPP_ISNS2G_N	CPUMVPP_ISNS2G_N	46 65 66
ISL2	CPUMVPP_ISNS2_P	CPUMVPP_ISNS2_P	46 66
ISL2	CPUMVPP_ISNS2_N	CPUMVPP_ISNS2_N	46 65 66
ISL2	CPUMVPP_ISNS3_P	CPUMVPP_ISNS3_P	46 66
ISL2	CPUMVPP_ISNS3_N	CPUMVPP_ISNS3_N	46 66
ISL2	CPUMVPP_ISUM_R_P	CPUMVPP_ISUM_R_P	46
ISL2	CPUMVPP_ISUM_R_N	CPUMVPP_ISUM_R_N	46
ISL2	CPUMVPP_ISUMG_R_P	CPUMVPP_ISUMG_R_P	46
ISL2	CPUMVPP_ISUMG_R_N	CPUMVPP_ISUMG_R_N	46
ISL2	CPUMVPP_ISNS1_P	CPUMVPP_ISNS1_P	46
ISL2	CPUMVPP_ISNS1_N	CPUMVPP_ISNS1_N	50
ISL2	CPUMVPP_ISNS2_P	CPUMVPP_ISNS2_P	50
ISL2	CPUMVPP_ISNS2_N	CPUMVPP_ISNS2_N	50
ISL2	ISNS_CPU_DOR_R_P	ISNS_CPU_DOR_R_P	98
ISL2	ISNS_CPU_DOR_R_N	ISNS_CPU_DOR_R_N	98
ISL2	ISNS_LCD_PANEL_P	ISNS_LCD_PANEL_P	98
ISL2	ISNS_LCD_PANEL_N	ISNS_LCD_PANEL_N	98
ISL2	ISNS_PIVSR1V35_CPUDDR_P	ISNS_PIVSR1V35_CPUDDR_P	98
ISL2	ISNS_PIVSR1V35_CPUDDR_N	ISNS_PIVSR1V35_CPUDDR_N	98
ISL2	ISNS_SSD_P	ISNS_SSD_P	39 99
ISL2	ISNS_SSD_N	ISNS_SSD_N	39 99
ISL2	ISNS_SSD_R_P	ISNS_SSD_R_P	99
ISL2	ISNS_SSD_R_N	ISNS_SSD_R_N	99
ISL2	PCHVCCIOB9_CS_P	PCHVCCIOB9_CS_P	87 99
ISL2	PCHVCCIOB9_CS_N	PCHVCCIOB9_CS_N	87 99
ISL2	PCH_VCCIOSENSE_P	PCH_VCCIOSENSE_P	87
ISL2	PCH_VCCIOSENSE_N	PCH_VCCIOSENSE_N	87
ISL2	GPUVCCORE_SENSE_P	GPUVCCORE_SENSE_P	79 80
ISL2	GPUVCCORE_SENSE_N	GPUVCCORE_SENSE_N	79 80
ISL2	GPU_FBVDQ_SENSE	GPU_FBVDQ_SENSE	73 74
ISL2	GPU_FBOND_SENSE	GPU_FBOND_SENSE	73 74
ISL2	PIV05_GPU_PEX_IOVDD_SNS_P	PIV05_GPU_PEX_IOVDD_SNS_P	74 79
ISL2	PIV05_GPU_PEX_IOVDD_SNS_N	PIV05_GPU_PEX_IOVDD_SNS_N	74 79
ISL2	SPKR_THMSENS_D2_P	SPKR_THMSENS_D2_P	47
ISL2	SPKR_THMSENS_D2_N	SPKR_THMSENS_D2_N	47
ISL2	THT_THERMD_P	THT_THERMD_P	47
ISL2	THT_THERMD_N	THT_THERMD_N	47
ISL2	X2THMSENS_D2_P	X2THMSENS_D2_P	38
ISL2	X2THMSENS_D2_N	X2THMSENS_D2_N	38
ISL2	VDDCI80_CS_P	VDDCI80_CS_P	40
ISL2	VDDCI80_CS_N	VDDCI80_CS_N	40
ISL2	GPXIMVPP_VSEN_P	GPXIMVPP_VSEN_P	38
ISL2	GPXIMVPP_VSEN_N	GPXIMVPP_VSEN_N	38
ISL2	USB3_EXTX_TX_F_P	USB3_EXTX_TX_F_P	40
ISL2	USB3_EXTX_TX_F_N	USB3_EXTX_TX_F_N	40
ISL2	USB3_EXTX_RX_F_P	USB3_EXTX_RX_F_P	40
ISL2	USB3_EXTX_RX_F_N	USB3_EXTX_RX_F_N	40
ISL2	USB3_EXTX_TX_C_P	USB3_EXTX_TX_C_P	38
ISL2	USB3_EXTX_TX_C_N	USB3_EXTX_TX_C_N	38
ISL2	USB3_EXTB_TX_C_P	USB3_EXTB_TX_C_P	38
ISL2	USB3_EXTB_TX_C_N	USB3_EXTB_TX_C_N	38
ISL2	USB3_EXTB_RX_RC_P	USB3_EXTB_RX_RC_P	38
ISL2	USB3_EXTB_RX_RC_N	USB3_EXTB_RX_RC_N	38
ISL2	USB3_EXTX_RX_RC_P	USB3_EXTX_RX_RC_P	40
ISL2	USB3_EXTX_RX_RC_N	USB3_EXTX_RX_RC_N	40
ISL2	CLK_25M	PIV5_GPU_VSNS	
ISL2	CLK_25M	PIV05_VSNS	

Stackup-Defined Spacing Rules


Note: Outer dielectric is 0.058 mm nominal, Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	TOP,BOTTOM	0.058 MM	?
2:1_SPACING	TOP,BOTTOM	0.116 MM	?
3:1_SPACING	TOP,BOTTOM	0.174 MM	?
4:1_SPACING	TOP,BOTTOM	0.232 MM	?
5:1_SPACING	TOP,BOTTOM	0.290 MM	?
1:1_SPACING	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
2:1_SPACING	ISL3, ISL4, ISL9, ISL10	0.106 MM	?
3:1_SPACING	ISL3, ISL4, ISL9, ISL10	0.159 MM	?
4:1_SPACING	ISL3, ISL4, ISL9, ISL10	0.212 MM	?
5:1_SPACING	ISL3, ISL4, ISL9, ISL10	0.265 MM	?
1:1_SPACING	ISL2, ISL4, ISL7, ISL8, ISL11	0.101 MM	?
2:1_SPACING	ISL2, ISL4, ISL7, ISL8, ISL11	0.202 MM	?
3:1_SPACING	ISL2, ISL4, ISL7, ISL8, ISL11	0.303 MM	?
4:1_SPACING	ISL2, ISL4, ISL7, ISL8, ISL11	0.404 MM	?
5:1_SPACING	ISL2, ISL4, ISL7, ISL8, ISL11	0.505 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.058 MM	?
2x_DIELECTRIC	TOP,BOTTOM	0.116 MM	?
3x_DIELECTRIC	TOP,BOTTOM	0.174 MM	?
4x_DIELECTRIC	TOP,BOTTOM	0.232 MM	?
5x_DIELECTRIC	TOP,BOTTOM	0.290 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
2x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.106 MM	?
3x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.159 MM	?
4x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.212 MM	?
5x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.265 MM	?
1x_DIELECTRIC	ISL2, ISL4, ISL7, ISL8, ISL11	0.101 MM	?
2x_DIELECTRIC	ISL2, ISL4, ISL7, ISL8, ISL11	0.202 MM	?
3x_DIELECTRIC	ISL2, ISL4, ISL7, ISL8, ISL11	0.303 MM	?
4x_DIELECTRIC	ISL2, ISL4, ISL7, ISL8, ISL11	0.404 MM	?
5x_DIELECTRIC	ISL2, ISL4, ISL7, ISL8, ISL11	0.505 MM	?


SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	109 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	97 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

GPU 1.0V CURRENT SENSE




GAIN: 237X


CPU DDR CURRENT SENSE



LCD PANEL CURRENT SENSE









LD000 1200HM-0.3A





SIGNAL_MODEL=EMPTY

PAGE TITLE		DRAWING NUMBER		SIZE
DEBUG SENSORS AND ADC		051-9589		D
Apple Inc.		REVISION		4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		130 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		98 OF 99
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	4	RES, WTL, 100K, 1/16W, 0402, SMD, LF	CD201, CD251, CD258, CD282, CD230, CD221		SENSOR_NONPROD:Y



SYMC MASTER/NO. KEPLER SYMC DATE/REV/1/15/2015

PAGE TITLE: SMC12 SENSORS EXTENDED

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 132 OF 132

SHEET: 99 OF 99