

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2011-04-08

# K78 MLB SCHEMATIC

04/08/11

Page	Contents	Sync	Date
1	Table of Contents	MASTER	12/13/2009
2	System Block Diagram	K21_MLB	19/01/2011
3	Power Block Diagram		11/16/2010
4	K78 BOM Variants	K21_MLB	11/16/2010
5	BOM Configuration	K21_MLB	(02/16/2010)
6	Functional Test / No Test	(K99_MLB)	06/15/2010
7	Power Aliases	K21_MLB	06/15/2010
8	Signal Aliases	K21_MLB	12/13/2010
9	CPU DMI/PEG/FDI/RSVD	K21_MLB	12/13/2010
10	CPU CLOCK/MISC/JTAG	K21_MLB	12/13/2010
11	CPU DDR3 INTERFACES	K21_MLB	12/13/2010
12	CPU POWER	K21_MLB	12/13/2010
13	CPU GROUNDS	K21_MLB	12/13/2010
14	CPU DECOUPLING-I	K21_MLB	12/13/2010
15	CPU DECOUPLING-II	K21_MLB	12/13/2010
16	PCH SATA/PCIE/CLK/LPC/SPI	K21_MLB	12/13/2010
17	PCH DMI/FDI/GRAPHICS	K21_MLB	12/13/2010
18	PCH PCI/FLASHCACHE/USB	K21_MLB	12/13/2010
19	PCH MISC	K21_MLB	12/13/2010
20	PCH POWER	K21_MLB	12/13/2010
21	PCH GROUNDS	K21_MLB	12/13/2010
22	PCH DECOUPLING	K21_MLB	12/13/2010
23	CPU & PCH XDP	K21_MLB	12/13/2010
24	USB HUBS	K21_MLB	11/30/2010
25	Clock (CK505) and Chipset Support	K21_MLB	12/13/2010
26	CPU Memory S3 Support	K21_MLB	12/13/2010
27	DDR3 DRAM CHANNEL A (0-31)	K21_MLB	12/13/2010
28	DDR3 DRAM CHANNEL A (32-63)	K21_MLB	12/13/2010
29	DDR3 DRAM CHANNEL B (0-31)	K21_MLB	12/13/2010
30	DDR3 DRAM CHANNEL B (32-63)	K21_MLB	12/13/2010
31	FSB/DDR3/FRAMBUF Vref Margining	K21_MLB	12/13/2010
32	DDR3 DRAM Channel B (32-63)	K21_MLB	12/13/2010
33	T29 Host (1 of 2)	K21_MLB	12/13/2010
34	T29 Host (2 of 2)	K21_MLB	12/13/2010
35	T29 Power Support	K21_MLB	12/13/2010
36	X21 WIRELESS CONNECTOR	K21_MLB	12/13/2010
37	SATA CONNECTOR	K21_MLB	12/13/2010
38	External USB Connectors	K21_MLB	N/A
39	LIO CONNECTORS	N/A	12/13/2010
40	SMC	K21_MLB	12/13/2010
41	SMC Support	K21_MLB	12/13/2010
42	LPC+SPI Debug Connector	K21_MLB	12/13/2010
43	SMBus Connections	K21_MLB	12/13/2010
44	Voltage & Load Side Current Sensing	K21_MLB	12/13/2010
45	High Side Current Sensing	K21_MLB	12/13/2010


Page	Contents	Sync	Date
46	Thermal Sensors	K21_MLB	12/13/2010
47	Fan	K21_MLB	12/13/2010
48	IPD / KBD Backlight	K21_MLB	12/13/2010
49	SPI ROM	K21_MLB	12/13/2010
50	AUDIO: SPEAKER AMP	K21_MLB	11/11/2010
51	DC-In & Battery Connectors	K21_MLB	11/30/2010
52	PBus Supply & Battery Charger	K21_MLB	12/13/2010
53	System Agent Supply	K21_MLB	11/30/2010
54	5V / 3.3V Power Supply	K21_MLB	12/13/2010
55	1.5V DDR3 Supply	K21_MLB	12/13/2010
56	CPU IMPV7 & AXG VCore Regulator	K21_MLB	12/13/2010
57	CPU IMPV7 & AXG VCore Output	K21_MLB	12/13/2010
58	CPU VCCIO (1.05V) Power Supply	K21_MLB	12/13/2010
59	Misc Power Supplies	K21_MLB	12/13/2010
60	Power FETs	K21_MLB	12/13/2010
61	Power Control 1/ENABLE	K21_MLB	12/13/2010
62	Internal DisplayPort Connector	K21_MLB	12/13/2010
63	DisplayPort/T29 A MUXING	K21_MLB	12/13/2010
64	DisplayPort/T29 A Connector	K21_MLB	12/13/2010
65	LCD Backlight Driver	K21_MLB	04/06/2011
66	CPU Constraints	CONSTRAINTS	04/06/2011
67	Memory Constraints	CONSTRAINTS	04/06/2011
68	PCH Constraints 1	CONSTRAINTS	04/06/2011
69	PCH Constraints 2	CONSTRAINTS	04/06/2011
70	Ethernet/FW Constraints	CONSTRAINTS	04/06/2011
71	T29 Constraints	CONSTRAINTS	04/06/2011
72	SMC Constraints	CONSTRAINTS	04/06/2011
73	Project Specific Constraints	CONSTRAINTS	04/06/2011
74	PCB Rule Definitions	CONSTRAINTS	04/06/2011

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8871	1	SCHEM_MLB_K78	SCH	CRITICAL	
820-3024	1	PCBF_MLB_K78	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:  
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.  
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE  
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		SCHEM,MLB,K78	
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 74	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K6 MLR		SYNC DATE=12/11/2009	
PAGE TITLE			
System Block Diagram			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	2 OF 109
		SHEET	2 OF 74





K78 BOM GROUPS

BOM GROUP	BOM OPTIONS
K78_COMMON	ALTERNATE,COMMON,K78_MISC,K78_DEBUG:ENG,K78_PROGPARTS,USBHUB_2513B,T29BST:Y,EDP
K78_MISC	PCH:B3,CPUMEM_S0,HUB1_2NONREM,HUB2_2NONREM,T29:YES,SDRVI2C:MCU,SDRV_PD,KB_BL
K78_PROGPARTS	BOOTROM_PROG,SMC_PROG,T29ROM:PROG,T29MCU:PROG
K78_DEVEL:ENG	BLT:ENG,BMON:ENG,XDP_CONN,XDP_CPU:HW,XDP_PCH,LPPLUS,VREFMGN,SDPGOOD_ISL,S0_S0_LED,VCCIO1SNS_BMG,AIRPORT1SNS_BMG,REDLNS_BMG,LCDBLTI1SNS_BMG
K78_DEVEL:PVT	LPPLUS,XDP_CONN,XDP_PCH
K78_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K78_DEBUG:PVT	DEVEL_BOM,BLTI:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMGN_NOT
K78_DEBUG:PROD	BLTI:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMGN_NOT,LPPLUS,VCCIO1SNS_PROD,AIRPORT1SNS_PROD,HDD1SNS_PROD,LCDBLTI1SNS_PROD
DDR3:HYNIX_2GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB
DDR3:HYNIX_4GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_2GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33580550	1	EEPROM_32KBIT_2X1024	U3690	CRITICAL	T29ROM:BLANK
341T0354	1	IC,T29-ROM,K78	U3690	CRITICAL	T29ROM:PROG
33783997	1	IC,MCU,32M,LP1112A,16KB/2KB,HWQFN25	U9330	CRITICAL	T29MCU:BLANK
341T0355	1	IC,T29-MCU,K78	U9330	CRITICAL	T29MCU:PROG
33880895	1	IC,SMC,RENESAS,H8S/21178P,99M,TLS,HP	U4900	CRITICAL	SMC:BLANK
341T0350	1	IC,SMC,K78	U4900	CRITICAL	SMC:PROG
33580809	1	64 MBIT SPI SERIAL NOR 1/0 FLASH,EXEED:4	U6100	CRITICAL	BOOTROM:BLANK
33580803	1	64 MBIT SPI SERIAL NOR 1/0 FLASH,EXEED:4	U6100	CRITICAL	BOOTROM:BLANK
341T0349	1	IC,SPI,NOR,K21,K78	U6100	CRITICAL	BOOTROM:PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680855	37680613		ALL	Diodes alt to Toshiba
37680977	37680859		ALL	Diodes alt to Toshiba
37680972	37680612		ALL	Diodes alt to Toshiba
37780307	37780066		ALL	Diodes alt to Sanyo
13880676	13880691		ALL	Murata alt to Samsung
37180679	37180652		ALL	NDP alt to NDP
13880671	13880673		ALL	Taiyo alt to Murata
13880679	13880678		ALL	Murata/Samsung alt to Taiyo
35383312	35383055		ALL	NDP ALT TO PERICOM
10480035	10480011		ALL	Panasonic alt to Cystec
15281085	15281307		ALL	Toko alt to Cystec
15281462	15281295		ALL	Toko alt to NWC inductor
12880333	12880294		ALL	Sanyo alt to Sanyo/Fredrick
33784092	33784100		ALL	EARLY 1.5GHZ CPU SAMPLES
33784093	33784101		ALL	EARLY 1.4GHZ CPU SAMPLES
37680874	37680895		ALL	FM9C2020 alt to AJK03020NS
37681018	37680617		ALL	FM9C2049 alt to AJK03050NS
37680826	37680917		ALL	AJK03200P alt to FM9C0355
514-0744	998-3941		ALL	NDP connector alt

DRAM CFG CHART

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2	DIE REV	CFG 3
2GB	0	A	0
4GB	1	B	1

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33784101	1	SRB,QAM1,QE,J1.1.6,17W,2+2.1.1,4M,BGA	U1000	CRITICAL	CPU:1.6GHZ
33784100	1	SRB,QAM2,QE,J1.1.5,17W,2+2.1.1,4M,BGA	U1000	CRITICAL	CPU:1.5GHZ
33784099	1	SRB,QAM3,QE,J1.1.4,17W,2+2.1.05,3M,BGA	U1000	CRITICAL	CPU:1.4GHZ
33784098	1	SRB,QAM4,QE,J1.1.3,17W,2+2.1.05,3M,BGA	U1000	CRITICAL	CPU:1.3GHZ
33784080	1	COUGAR POINT,SLHAG,PRQ,RD92Q667	U1800	CRITICAL	PCH:B2
33784091	1	COUGAR POINT,B3,SL4K,PRQ,RD92Q667	U1800	CRITICAL	PCH:B3
338S0976	1	IC,T29,FCBGA,PRQ,8x9MM	U3600	CRITICAL	T29:YES
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB
607-6811	1	ASSEMBLY,SUBASBY,PCBA,HALL EFFECT,X99	U6955	CRITICAL	
353S2929	1	IC,12L6259,BATCHCHARGER,1%,4C4MM,QFN28	U7000	CRITICAL	

SYMC PARTSHEET:K11\_MCB SYMC DATE:11/16/2011

PAGE TITLE: BOM Configuration

DRAWING NUMBER: 051-8871 SIZE: D

REVISION: 2.5.0

BRANCH:

PAGE: 5 OF 109

SHEET: 5 OF 74

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# Functional Test Points

8 7 6 5 4 3 2 1

## J4001: AirPort / BT Connector

FUNC_TEST	TP	NC
PP3V3 WLAN F (Need 6 TPs)	36	
WiFi EVENT L	36 40	
PCIE AP R2D N	36 69	
PCIE AP R2D P	36 69	
PCIE CLK100M AP N	16 36 69	
PCIE CLK100M AP P	16 36 69	
USB BT P	24 36 68	
USB BT N	24 36 68	
PCIE AP D2R P	16 36 69	
PCIE AP D2R N	16 36 69	
PCIE WAKE L	17 36	
AP RESET CONN L	36	
AP CLKREQ O L	36	
=PP3V3 S3 BT	7 36	

(Need to add 8 GND TPs)

## J4501: SATA SSD Connector

FUNC_TEST	TP	NC
PP3V3 S0 HDD R (Need 5 TPs)	37	
SATA HDD D2R C P	37 68	
SATA HDD D2R C N	37 68	
SATA HDD R2D N	37 68	
SATA HDD R2D P	37 68	
SMC HDD OOB TEMP CONN	37 68	
SMC HDD TEMP CTL CONN	37	

(Need to add 6 GND TPs)

## J4700: LIO Connector

FUNC_TEST	TP	NC
=PP3V42 G3H ONEWIRE	7 39	
=PP3V3 S0 AUDIO	7 39	
=PP3V3R1V5 S0 AUDIO	7 39	
SYS ONEWIRE	39 40	
SMC BC ACLK	39 40 41	
=USB PWR EN	39 40 41	
=I2C LIO SDA	39 43	
=I2C LIO SCL	39 43	
=I2C MIKEY SCL	39 43	
=I2C MIKEY SDA	39 43	
AUD IPHS SWITCH EN	19 39	
AUD TP PERIPHERAL DET	19 39	
AUD I2C INT L	19 39	
AUD GPIO 3	39 50	
SPKRAMP INR N	39 50 73	
SPKRAMP INR P	39 50 73	
USB EXTD N	24 39 68	
USB EXTD P	24 39 68	
USB CAMERA N	18 39 68	
USB CAMERA P	18 39 68	
HDA SDOUT	16 39 69	
HDA BIT CLK	16 39 69	
HDA SDIN0	16 39 69	
USB EXTD OC L	24 39	
HDA RST L	16 39 69	
HDA SYNC	16 39 69	

(Need to add 5 GND TPs)

## J5715: KB BKL Connector

FUNC_TEST	TP	NC
KBDLED FB	48	
KBDLED ANODE	48	

(Need to add 2 GND TPs)

## J6955: HALL EFFECT Connector

FUNC_TEST	TP	NC
SMC LID R	51	
=PP3V42 G3H HALL	7 51	

## J5100: LPC+SPI Connector

FUNC_TEST	TP	NC
=PP3V3 S5 LPCPLUS	7 42	
=PP5V S0 LPCPLUS	7 42	
LPC AD<3..0>	16 40 42 69	
SPI ALT MOSI	42	
SPI ALT MISO	42	
LPC FRAME L	16 40 42 69	
PM CLKRUN L	17 40 42	
SMC TMS	40 41 42	
LPCPLUS RESET L	25 42	
SMC TDO	40 41 42	
SMC TRST L	40 42	
SMC MD1	40 42	
SMC TX L	38 40 41 42	
LPC CLK33M LPCPLUS	25 42 69	
SPIROM USE MLB	42 49	
SPI ALT CLK	42	
SPI ALT CS L	42	
LPC SERIRQ	16 40 42	
LPC PWRDN L	17 40 42	
SMC TDI	40 41 42	
SMC TCK	40 41 42	
SMC RESET L	40 41 42 52	
SMC NMI	40 42	
SMC RX L	38 40 41 42	
LPCPLUS GPIO	16 42	

(Need to add 6 GND TPs)

## J5600: Fan Connector

FUNC_TEST	TP	NC
=PP5V S0 FAN	7 47	
FAN RT TACH	47	
FAN RT PWM	47	

(Need to add 1 GND TP)

## J5700: IPD Flex Connector

FUNC_TEST	TP	NC
SMC PME S4 WAKE L	40 41 48	
PP5V TPAD FILT	48	
=PP3V42 G3H TPAD	7 48	
PP3V3 TPAD CONN	48	
USB TPAD CONN P	48 73	
USB TPAD CONN N	48 73	
=I2C TPAD SDA	43 48	
=I2C TPAD SCL	43 48	
SMC ONOFF L	40 41 48 51	
SMC LID	40 41 48 51	
SMC TPAD RST L	41 48	

(Need to add 5 GND TPs)

## J6900: DC-In Connector

FUNC_TEST	TP	NC
=PP18V5 DCIN CONN	7 51	
=PP5V S3 LIO CONN	7 51	

(Need to add 5 GND TPs)

## J6903: Speaker Connector

FUNC_TEST	TP	NC
SPKRAMP R P OUT	50 51 73	
SPKRAMP R N OUT	50 51 73	

(Need to add 3 GND TPs)

## J6950: Battery Connector

FUNC_TEST	TP	NC
PPVBAT G3H CONN	51 52	
=SMBUS BATT SCL	43 51	
=SMBUS BATT SDA	43 51	
SYS DETECT L	51	

(Need to add 4 GND TPs near J6950 and 1 for shield)

## J9000: Internal DP Connector

FUNC_TEST	TP	NC
PPVOUT SW L/CDBKLT	62 65	
PP3V3 SW LCD	62	
I2C TCON SDA R	62	
LED RETURN 6	62 65	
LED RETURN 5	62 65	
LED RETURN 4	62 65	
LED RETURN 3	62 65	
LED RETURN 2	62 65	
LED RETURN 1	62 65	
DP INT HPD CONN	62	
DP INT AUX CH C N	62 69	
DP INT AUX CH C P	62 69	
DP INT ML F P<0>	62 69	
DP INT ML F N<0>	62 69	
DP INT ML F P<1>	62 69	
DP INT ML F N<1>	62 69	
I2C TCON SCL R	62	

(Need to add 5 GND TPs)

## Misc Voltages & Control Signals

FUNC_TEST	TP	NC
PPBUS G3H	7 51	
PPVIN SW T29BST	7 35	
PPBUS S5 HS COMPUTING ISNS	7	
PPDCIN G3H	7	
PP3V42 G3H	7	
PPVRTC G3H	7	
PP5V S5	7	
PP5V SUS	7	
PP3V3 S5	7 73	
PP3V3 SUS	7	
PP3V3 S3	7	
PP1V8 S0	7	
PP3V3 S0	7 73	
PP1V5 S3	7 67	
PP1V5 S3R50	7 67	
PP1V5 S0	7	
PP1V05 S0	7	
PPVTTDR S3	7	
PP0V75 S0 DDRVTT	7	
PPVCCSA S0 CPU	7	
PP1V05 SUS	7	
PP1V5 T29	7	
PP3V3 T29	7	
PP1V05 T29	7 35	
PP1V05 S0 PCH VCCADPLL	7	
PPVCCORE S0 CPU	7	
PPVCCORE S0 AXG	7	
PP1V5 S3 CPU VCCDD	7	
PP1V05 S0 CPU VCCPQE	7	
PP1V8 S0 CPU VCCPLL R	7	

(Need to add 27 GND TPs)

## NO\_TEST Nets

TP EDP TXP<0..3>	TP EDP TX P<0..3>
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC EDP TXN<0..3>	TP EDP TX N<0..3>
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC EDP AUXP	TP EDP AUX P
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC EDP AUXN	TP EDP AUX N
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC CPU THERMDA	TP CPU THERMDA
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC CPU THERMDC	TP CPU THERMDC
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC CPU RSVD<30..45>	TP CPU RSVD<30..45>
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC CPU RSVD<8..27>	TP CPU RSVD<8..27>
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC PEG R2D CP<15..4>	=PEG R2D C P<15..4>
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC PEG R2D CN<15..4>	=PEG R2D C N<15..4>
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC PEG D2RP<15..4>	=PEG D2R P<15..4>
MAKE_BASE=TRUE	MAKE_BASE=TRUE
NC PEG D2RN<15..4>	=PEG D2R N<15..4>
MAKE_BASE=TRUE	MAKE_BASE=TRUE
TP PCIE CLK100M PE4N	NC PCIE CLK100M PE4N
TP PCIE CLK100M PE4P	NC PCIE CLK100M PE4P
TP PCIE CLK100M PE5N	NC PCIE CLK100M PE5N
TP PCIE CLK100M PE5P	NC PCIE CLK100M PE5P
TP PCIE CLK100M PE6N	NC PCIE CLK100M PE6N
TP PCIE CLK100M PE6P	NC PCIE CLK100M PE6P
TP PCIE CLK100M PE7N	NC PCIE CLK100M PE7N
TP PCIE CLK100M PE7P	NC PCIE CLK100M PE7P
TP P80C P1 3	NC P80C P1 3
TP SATA B D2RN	NC SATA B D2RN
TP SATA B D2RP	NC SATA B D2RP
TP SATA B R2D CN	NC SATA B R2D CN
TP SATA B R2D CP	NC SATA B R2D CP
TP SATA D D2RN	NC SATA D D2RN
TP SATA D D2RP	NC SATA D D2RP
TP SATA D R2D CN	NC SATA D R2D CN
TP SATA D R2D CP	NC SATA D R2D CP
TP SATA E D2RN	NC SATA E D2RN
TP SATA E D2RP	NC SATA E D2RP
TP SATA E R2D CN	NC SATA E R2D CN
TP SATA E R2D CP	NC SATA E R2D CP
TP SATA F D2RN	NC SATA F D2RN
TP SATA F D2RP	NC SATA F D2RP
TP SATA F R2D CN	NC SATA F R2D CN
TP SATA F R2D CP	NC SATA F R2D CP
TP PCH TP18	NC PCH TP18
TP PCH TP17	NC PCH TP17
TP PCH TP16	NC PCH TP16
TP PCH TP15	NC PCH TP15
TP PCH TP14	NC PCH TP14
TP PCH TP13	NC PCH TP13
TP PCH TP12	NC PCH TP12
TP PCH TP10	NC PCH TP10
TP PCH TP9	NC PCH TP9
TP PCH TP8	NC PCH TP8
TP PCH TP7	NC PCH TP7
TP PCH TP6	NC PCH TP6
TP PCH TP5	NC PCH TP5
TP PCH TP4	NC PCH TP4
TP PCH TP3	NC PCH TP3
TP PCH TP2	NC PCH TP2
TP PCH TP1	NC PCH TP1
TP PCH VSS NCTF<1>	NC PCH VSS NCTF<1>
TP PCH VSS NCTF<2>	NC PCH VSS NCTF<2>
TP PCH VSS NCTF<3>	NC PCH VSS NCTF<3>
TP PCH VSS NCTF<4>	NC PCH VSS NCTF<4>
TP PCH VSS NCTF<5>	NC PCH VSS NCTF<5>
TP PCH VSS NCTF<6>	NC PCH VSS NCTF<6>
TP PCH VSS NCTF<7>	NC PCH VSS NCTF<7>
TP PCH VSS NCTF<8>	NC PCH VSS NCTF<8>
TP PCH VSS NCTF<9>	NC PCH VSS NCTF<9>
TP PCH VSS NCTF<10>	NC PCH VSS NCTF<10>
TP PCH VSS NCTF<11>	NC PCH VSS NCTF<11>
TP PCH VSS NCTF<12>	NC PCH VSS NCTF<12>
TP PCH VSS NCTF<13>	NC PCH VSS NCTF<13>
TP PCH VSS NCTF<14>	NC PCH VSS NCTF<14>
TP PCH VSS NCTF<15>	NC PCH VSS NCTF<15>
TP PCH VSS NCTF<16>	NC PCH VSS NCTF<16>
TP PCH VSS NCTF<17>	NC PCH VSS NCTF<17>
TP PCH VSS NCTF<18>	NC PCH VSS NCTF<18>
TP PCH VSS NCTF<19>	NC PCH VSS NCTF<19>
TP PCH VSS NCTF<20>	NC PCH VSS NCTF<20>
TP PCH VSS NCTF<21>	NC PCH VSS NCTF<21>
TP PCH VSS NCTF<22>	NC PCH VSS NCTF<22>
TP PCH VSS NCTF<23>	NC PCH VSS NCTF<23>
TP PCH VSS NCTF<24>	NC PCH VSS NCTF<24>
TP PCH VSS NCTF<25>	NC PCH VSS NCTF<25>
TP PCH VSS NCTF<26>	NC PCH VSS NCTF<26>
TP PCH VSS NCTF<27>	NC PCH VSS NCTF<27>
TP PCH VSS NCTF<28>	NC PCH VSS NCTF<28>
TP PCH VSS NCTF<29>	NC PCH VSS NCTF<29>
TP PCH VSS NCTF<30>	NC PCH VSS NCTF<30>
TP SVDO TVCLKINN	NC SVDO TVCLKINN
TP SVDO TVCLKIND	NC SVDO TVCLKIND
TP SVDO TVCLKINP	NC SVDO TVCLKINP
TP SVDO STALIN	NC SVDO STALIN
TP SVDO STALINP	NC SVDO STALINP
TP SVDO STALLP	NC SVDO STALLP
TP SVDO INTN	NC SVDO INTN
TP SVDO INTP	NC SVDO INTP
TP XDP PCH OBSFN A<0..1>	NC TP XDP PCH OBSFN A<0..1>
TP XDP PCH OBSFN B<0..1>	NC TP XDP PCH OBSFN B<0..1>
TP XDP PCH HOOK2	NC TP XDP PCH HOOK2
TP XDP PCH HOOK3	NC TP XDP PCH HOOK3
TP XDP PCH OBSFN D<0..1>	NC TP XDP PCH OBSFN D<0..1>
TP XDP PCH HOOK4	NC TP XDP PCH HOOK4
TP XDP PCH HOOK5	NC TP XDP PCH HOOK5
TP PCH GP1064 CLKOUTFLEX0	NC PCH GP1064 CLKOUTFLEX0
TP PCH GP1065 CLKOUTFLEX1	NC PCH GP1065 CLKOUTFLEX1
TP PCH GP1066 CLKOUTFLEX2	NC PCH GP1066 CLKOUTFLEX2
TP PCH GP1067 CLKOUTFLEX3	NC PCH GP1067 CLKOUTFLEX3
SMC BS ALERT L	NC SMC BS ALERT L
SYNCH MASTER=(K99 MLB)	SYNCH DATE=(02/16/2010)

Functional Test / No Test

Apple Inc.

DRAWING NUMBER: 051-8871


REVISION: 2.5.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE 7 OF 109

SHEET 6 OF 74





SYNC MASTER=K91 MLB SYNC DATE=05/15/2011

Power Aliases

Apple Inc.

DRAWING NUMBER: 051-8871 SIZE: D

REVISION: 2.5.0


BRANCH:

PAGE: 8 OF 109


SHEET: 7 OF 74

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


T29 DP Ports




CPU signals




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins


DisplayPort Pogo




USB/SD Card Pogo





ZS0904




ZS0907



T29 Can Slots



DisplayPort PCB Stiffener



Digital Ground


























Table with 2 columns: Signal Aliases and Signal Aliases. Includes Apple Inc. logo, drawing number 051-8871, revision 2.5.0, and page 9 of 109.



D

C

B

A

D

C















B

A

OMIT\_TABLE CRITICAL

NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

OMIT\_TABLE CRITICAL







Intel Doc 438297 Huron River SFP DG rev1.0 section 2.2.1 recommendation.

NOTE: eDP\_COMP10 and eDP\_ICOMP0 can not be left floating even if internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP\_HPDP processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor.

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.



FOR SANDYBRIDGE PROCESSOR

CFG [7] : PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] : PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] : eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] : PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] : PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI/PEG/FDI/RSVD

Apple Inc.


DRAWING NUMBER: 051-8871

REVISION: 2.5.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 10 OF 109

SHEET: 9 OF 74




PAGE TITLE CPU CLOCK/MISC/JTAG		
Apple Inc.	DRAWING NUMBER	051-8871
	REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE	11 OF 109
	SHEET	10 OF 74




SYNC DATE=12/13/2016

CPU DDR3 INTERFACES		DRAWING NUMBER	SIZE
Apple Inc.		051-8871	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.5.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		12 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		11 OF 74	



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
<b>CPU POWER</b>			
	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		13 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		12 OF 74	
IV ALL RIGHTS RESERVED			






PAGE TITLE		
CPU GROUNDS		
	DRAWING NUMBER	051-8871
	REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	14 OF 109	
SHEET	13 OF 74	



Processor Load Line : -2.9 mOhms


### CPU VCORE DECOUPLING

Intel recommendation (Table 7-1): 16x 2.2uF, 12x 22uF, 3x 330uF




PLACEMENT\_NOTE (C1655-C1666):

Place close to U1000 on top side.



PLACEMENT\_NOTE (C1667-C1679):

PLACEMENT\_NOTE (C1640-C1645):




### CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF


PLACEMENT\_NOTE (C1684-C1697):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1672-C1681):

Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




Note: The smallest 10mOhm available in the library are 0805s

### CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT\_NOTE (C1646-C1671):

Place near U1000 on top side



CPU VCCPLL Low pass filter


PAGE TITLE			CPU DECOUPLING-I		
DRAWING NUMBER		051-8871	SIZE		D
REVISION		2.5.0	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			PAGE		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			16 OF 109		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET		
II NOT TO REPRODUCE OR COPY IT			14 OF 74		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

VAXG DECOUPLING


Graphics Load Line : -3.9 mOhms

Intel recommendation (section 6.3): 18x 1uF(9 no-stuff), 10x 104F(2 no-stuff), 8x 22uF(2 no stuff), 4x 470uF(2 no-stuff)


PLACEMENT\_NOTE (C1700-C1710):




PLACEMENT\_NOTE (C1711-C1716):



PLACEMENT\_NOTE (C1717-C1722):




PLACEMENT\_NOTE (C1723-C1724):




CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.13): 10x 1uF, 8x 10uF, 1x 330uF


PLACEMENT\_NOTE (C1738-C1747):



Place close to U1000 on bottom side





Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 3x 1uF, 3x 10uF, 1x 330uF


PLACEMENT\_NOTE (C1758-C1762):




PAGE TITLE		DRAWING NUMBER		SIZE
CPU DECOUPLING-II		051-8871		D
Apple Inc.		REVISION		2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		17 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		15 OF 74
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



		DRAWING NUMBER	051-8871	SIZE	D
		REVISION	2.5.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					
PAGE		18 OF 109		SHEET	
PAGE TITLE		PCH SATA/PCIE/CLK/LPC/SPI		16 OF 74	



PAGE TITLE		
PCH DMI/FDI/GRAPHICS		
Apple Inc.	DRAWING NUMBER	051-8871
	REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	BRANCH	
II NOT TO REPRODUCE OR COPY IT	PAGE	19 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	SHEET	17 OF 74
IV ALL RIGHTS RESERVED		



FIXME: NEED INTEL APPROVAL OF NC ON TPS

TP PM TEST RST L

=PP3V3 S0 PCH GPIO

=PP1V8 S0 PCH\_VCC\_DFTERM

CPU\_PROC\_SEL\_L

=PP3V3 S3 PCH GPIO


=PP3V3 SUS GPIO

NOTE: PULLUP IS REQUIRED ON AP PWR EN IF ISOLATION RESISTOR R2090 IS UNSTUFFED


R2090 AP PWR EN


PAGE TITLE		DRAWING NUMBER		SIZE
PCH PCI/FLASHCACHE/USB		051-8871		D
Apple Inc.		REVISION		2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		20 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		18 OF 74
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				






PCH MISC		DRAWING NUMBER	SIZE
Apple Inc.		051-8871	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
		2.5.0	21 OF 109
			19 OF 74



PAGE TITLE		
PCH POWER		
 Apple Inc.	DRAWING NUMBER	051-8871
	REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
BRANCH	PAGE	22 OF 109
SHEET	20 OF 74	




Pin	Signal	Pin	Signal
AA7	VSS_AA7	AL7	VSS_AL7
AA9	VSS_AA9	AL9	VSS_AL9
AA11	VSS_AA11	AL11	VSS_AL11
AA39	VSS_AA39	AL39	VSS_AL39
AA41	VSS_AA41	AL41	VSS_AL41
AA43	VSS_AA43	AL43	VSS_AL43
AA45	VSS_AA45	AL45	VSS_AL45
AB2	VSS_AB2	AM15	VSS_AM15
AB4	VSS_AB4	AM19	VSS_AM19
AB17	VSS_AB17	AM25	VSS_AM25
AB25	VSS_AB25	AM29	VSS_AM29
AB33	VSS_AB33	AM31	VSS_AM31
AB35	VSS_AB35	AM37	VSS_AM37
AB37	VSS_AB37	AP2	VSS_AP2
AB48	VSS_AB48	AP4	VSS_AP4
AB50	VSS_AB50	AP7	VSS_AP7
AC7	VSS_AC7	AP9	VSS_AP9
AC9	VSS_AC9	AP11	VSS_AP11
AC11	VSS_AC11	AP17	VSS_AP17
AC17	VSS_AC17	AP21	VSS_AP21
AC25	VSS_AC25	AP23	VSS_AP23
AC41	VSS_AC41	AP25	VSS_AP25
AC43	VSS_AC43	AP29	VSS_AP29
AC45	VSS_AC45	AP31	VSS_AP31
AE7	VSS_AE7	AP33	VSS_AP33
AE9	VSS_AE9	AP35	VSS_AP35
AE11	VSS_AE11	AP37	VSS_AP37
AE13	VSS_AE13	AP41	VSS_AP41
AE15	VSS_AE15	AP43	VSS_AP43
AE17	VSS_AE17	AP45	VSS_AP45
AE25	VSS_AE25	AP48	VSS_AP48
AE35	VSS_AE35	AP50	VSS_AP50
AE41	VSS_AE41	AR6	VSS_AR6
AE43	VSS_AE43	AR8	VSS_AR8
AE45	VSS_AE45	AR17	VSS_AR17
AF2	VSS_AF2	AR19	VSS_AR19
AF4	VSS_AF4	AR21	VSS_AR21
AF8	VSS_AF8	AR31	VSS_AR31
AF19	VSS_AF19	AR35	VSS_AR35
AF25	VSS_AF25	AR37	VSS_AR37
AF27	VSS_AF27	AT7	VSS_AT7
AF29	VSS_AF29	AT9	VSS_AT9
AF31	VSS_AF31	AT11	VSS_AT11
AF35	VSS_AF35	AT39	VSS_AT39
AF48	VSS_AF48	AT41	VSS_AT41
AF50	VSS_AF50	AT43	VSS_AT43
AG7	VSS_AG7	AT45	VSS_AT45
AG9	VSS_AG9	AU17	VSS_AU17
AG11	VSS_AG11	AU37	VSS_AU37
AG17	VSS_AG17	AV2	VSS_AV2
AG19	VSS_AG19	AV4	VSS_AV4
AG29	VSS_AG29	AV48	VSS_AV48
AG31	VSS_AG31	AV50	VSS_AV50
AG35	VSS_AG35	AW7	VSS_AW7
AG41	VSS_AG41	AW9	VSS_AW9
AG43	VSS_AG43	AW11	VSS_AW11
AG45	VSS_AG45	AW13	VSS_AW13
AH2	VSS_AH2	AW23	VSS_AW23
AJ7	VSS_AJ7	AW25	VSS_AW25
AJ9	VSS_AJ9	AW27	VSS_AW27
AJ11	VSS_AJ11	AW29	VSS_AW29
AJ19	VSS_AJ19	AW36	VSS_AW36
AJ33	VSS_AJ33	AW39	VSS_AW39
AJ35	VSS_AJ35	AW41	VSS_AW41
AJ39	VSS_AJ39	AW43	VSS_AW43
AJ41	VSS_AJ41	AW45	VSS_AW45
AJ43	VSS_AJ43	AY10	VSS_AY10
AJ45	VSS_AJ45	B6	VSS_B6
AK2	VSS_AK2	B10	VSS_B10
AK4	VSS_AK4	B14	VSS_B14
AK17	VSS_AK17	B18	VSS_B18
AK19	VSS_AK19	B22	VSS_B22
AK23	VSS_AK23	B26	VSS_B26
AK25	VSS_AK25	B30	VSS_B30
AK27	VSS_AK27	B34	VSS_B34
AK35	VSS_AK35	B38	VSS_B38
AK37	VSS_AK37	B42	VSS_B42
AK48	VSS_AK48	B46	VSS_B46
AK50	VSS_AK50	BA7	VSS_BA7
BA11	VSS_BA11	BB48	VSS_BB48
BA13	VSS_BA13	BA31	VSS_BA31
BA16	VSS_BA16	BA34	VSS_BA34
BA18	VSS_BA18	BA36	VSS_BA36
BA21	VSS_BA21	BA39	VSS_BA39
BA23	VSS_BA23	BA41	VSS_BA41
BA25	VSS_BA25	BA43	VSS_BA43
BA27	VSS_BA27	BA45	VSS_BA45
BA29	VSS_BA29	BB4	VSS_BB4
BA9	VSS_BA9	BB2	VSS_BB2

Pin	Signal	Pin	Signal
BB50	VSS_BB50	G34	VSS_G34
BC11	VSS_BC11	G36	VSS_G36
BC13	VSS_BC13	G39	VSS_G39
BC16	VSS_BC16	G41	VSS_G41
BC18	VSS_BC18	G43	VSS_G43
BC21	VSS_BC21	J7	VSS_J7
BC23	VSS_BC23	J9	VSS_J9
BC25	VSS_BC25	J11	VSS_J11
BC27	VSS_BC27	J13	VSS_J13
BC29	VSS_BC29	J16	VSS_J16
BC31	VSS_BC31	J18	VSS_J18
BC34	VSS_BC34	J21	VSS_J21
BC36	VSS_BC36	J23	VSS_J23
BC39	VSS_BC39	J25	VSS_J25
BC41	VSS_BC41	J27	VSS_J27
BC43	VSS_BC43	J29	VSS_J29
BC45	VSS_BC45	J31	VSS_J31
BD15	VSS_BD15	J34	VSS_J34
BD24	VSS_BD24	J36	VSS_J36
BE7	VSS_BE7	J39	VSS_J39
BE9	VSS_BE9	J41	VSS_J41
BE11	VSS_BE11	J45	VSS_J45
BE13	VSS_BE13	K2	VSS_K2
BE16	VSS_BE16	K4	VSS_K4
BE18	VSS_BE18	K48	VSS_K48
BE21	VSS_BE21	K50	VSS_K50
BE23	VSS_BE23	L7	VSS_L7
BE25	VSS_BE25	L9	VSS_L9
BE27	VSS_BE27	L11	VSS_L11
BE29	VSS_BE29	L13	VSS_L13
BE31	VSS_BE31	L16	VSS_L16
BE34	VSS_BE34	L18	VSS_L18
BE36	VSS_BE36	L21	VSS_L21
BE39	VSS_BE39	L23	VSS_L23
BE41	VSS_BE41	L25	VSS_L25
BE43	VSS_BE43	L27	VSS_L27
BE45	VSS_BE45	L29	VSS_L29
BF2	VSS_BF2	L31	VSS_L31
BF4	VSS_BF4	L34	VSS_L34
BF15	VSS_BF15	L36	VSS_L36
BF24	VSS_BF24	L39	VSS_L39
BF48	VSS_BF48	L41	VSS_L41
BF50	VSS_BF50	L43	VSS_L43
BH6	VSS_BH6	L45	VSS_L45
BH10	VSS_BH10	N7	VSS_N7
BH14	VSS_BH14	N9	VSS_N9
BH18	VSS_BH18	N11	VSS_N11
BH22	VSS_BH22	N13	VSS_N13
BH26	VSS_BH26	N21	VSS_N21
BH28	VSS_BH28	N23	VSS_N23
BH30	VSS_BH30	N25	VSS_N25
BH32	VSS_BH32	N29	VSS_N29
BH34	VSS_BH34	N31	VSS_N31
BH38	VSS_BH38	N34	VSS_N34
BH42	VSS_BH42	N39	VSS_N39
BH44	VSS_BH44	N41	VSS_N41
BH46	VSS_BH46	N43	VSS_N43
BH48	VSS_BH48	N45	VSS_N45
BK10	VSS_BK10	P2	VSS_P2
BK14	VSS_BK14	P4	VSS_P4
BK18	VSS_BK18	P48	VSS_P48
BK22	VSS_BK22	P50	VSS_P50
BK26	VSS_BK26	R17	VSS_R17
BK30	VSS_BK30	R21	VSS_R21
BK32	VSS_BK32	R31	VSS_R31
BK34	VSS_BK34	R37	VSS_R37
BK38	VSS_BK38	T7	VSS_T7
BK42	VSS_BK42	T9	VSS_T9
BK46	VSS_BK46	T11	VSS_T11
D6	VSS_D6	T13	VSS_T13
D10	VSS_D10	T41	VSS_T41
D14	VSS_D14	T43	VSS_T43
D18	VSS_D18	T45	VSS_T45
D22	VSS_D22	U31	VSS_U31
D26	VSS_D26	U49	VSS_U49
D30	VSS_D30	V2	VSS_V2
D34	VSS_D34	V4	VSS_V4
D38	VSS_D38	V7	VSS_V7
D42	VSS_D42	V9	VSS_V9
D46	VSS_D46	V11	VSS_V11
F2	VSS_F2	V15	VSS_V15
F4	VSS_F4	V17	VSS_V17
F48	VSS_F48	V27	VSS_V27
F50	VSS_F50	V29	VSS_V29
G9	VSS_G9	V33	VSS_V33
G11	VSS_G11	V35	VSS_V35
G13	VSS_G13	V41	VSS_V41
G16	VSS_G16	V43	VSS_V43
G18	VSS_G18	V45	VSS_V45
G21	VSS_G21	V48	VSS_V48
G23	VSS_G23	V15	VSS_V15
G25	VSS_G25	Y17	VSS_Y17
G27	VSS_G27	Y33	VSS_Y33
G29	VSS_G29	Y35	VSS_Y35
G31	VSS_G31	Y37	VSS_Y37

Apple Inc. PCH GROUNDS

DRAWING NUMBER: 051-8871  
 REVISION: 2.5.0  
 PAGE: 23 OF 109  
 SHEET: 21 OF 74

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED





PCH DECOUPLING		
	DRAWING NUMBER	051-8871
	SIZE	D
REVISION		2.5.0
BRANCH		
PAGE		24 OF 109
SHEET		22 OF 74

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



### PROCESSOR MICRO2-XDP CONNECTOR

NOTE: This is not the standard XDP pinout  
Use with 920-0782 Adapter Flex to support chipset debug




### PCH MICRO2-XDP CONNECTOR

NOTE: This is not the standard XDP pinout  
Use with 920-0782 Adapter Flex to support chipset debug



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2016	
<b>CPU &amp; PCH XDP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8871	D
		REVISION	
		2.5.0	
		BRANCH	
		PAGE	
		25 OF 109	
		SHEET	
		23 OF 74	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			






BOM GROUP		BOM OPTIONS	
HUB1_ALLREM		HUB1_NONREM0_0, HUB1_NONREM0_1	
HUB1_1NONREM		HUB1_NONREM1_0, HUB1_NONREM1_1	
HUB1_2NONREM		HUB1_NONREM1_1, HUB1_NONREM1_0	
HUB1_3NONREM		HUB1_NONREM1_1, HUB1_NONREM1_1	
HUB2_ALLREM		HUB2_NONREM0_0, HUB2_NONREM0_1	
HUB2_1NONREM		HUB2_NONREM1_0, HUB2_NONREM1_1	
HUB2_2NONREM		HUB2_NONREM1_1, HUB2_NONREM1_0	
HUB2_3NONREM		HUB2_NONREM1_1, HUB2_NONREM1_1	


NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE					
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880720	2	SMSC USB2514	U2600,U2650	CRITICAL	USBHUB_2514
33880824	2	SMSC USB2514H	U2600,U2650	CRITICAL	USBHUB_2514H
33880923	2	SMSC USB2513B	U2600,U2650	CRITICAL	USBHUB_2513B




PAGE TITLE		SYNC DATE=12/13/2010	
<b>USB HUBS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-8871	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	2.5.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	26 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	24 OF 74
IV ALL RIGHTS RESERVED			

### System RTC Power Source & 32kHz / 25MHz Clock Generator




### PCH S0 PWRGD




### CLOCK (CK505)

UNUSED clock terminations for PCIM MODE





### Platform Reset Connections

Unbuffered



### PCH Reset Button



DRAWING NUMBER		SIZE	
051-8871		D	
REVISION		PAGE	
2.5.0		27 OF 109	
BRANCH		SHEET	
		25 OF 74	


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L  
 MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L  
 MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L




### 1V5 S0 "PGOOD" for CPU



### MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPUMEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
1	0	0	1	1	1	1	1	1
2	0	0	0	1	1	1	0	1
3	0	0	0	1	X	1	0	1
S3	4	0	0	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPUMEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

CPU Memory S3 Support		DRAWING NUMBER	051-8871	SIZE	D
Apple Inc.		REVISION	2.5.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	28 OF 109		
		SHEET	26 OF 74		



A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (0-31)			
DRAWING NUMBER		SIZE	
051-8871		D	
REVISION		BRANCH	
2.5.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
29 OF 109		27 OF 74	



A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (32-63)			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		30 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 74	
IV ALL RIGHTS RESERVED			






A14/A15 FOR 2G/4G MONO ONLY  
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL B (0-31)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8871	D
		REVISION	
		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	31 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	29 OF 74
IV ALL RIGHTS RESERVED			



A14/A15 FOR 2G/4G MONO ONLY  
 CS1 IS FOR 2G DDP RANK CONTROL

SYMC PART#=K11_MER		SYMC DATE=12/13/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL B (32-63)			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 74	
IV ALL RIGHTS RESERVED			



Required zero ohm resistors when no VREF margining circuitry is present

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680004	2	RES_MTL_FILM,0.5,0402,SM,LF	R3303		VREFMGRN_NOT
11680004	2	RES_MTL_FILM,0.5,0402,SM,LF	R3309		VREFMGRN_NOT

**Page Notes**

Power aliases required by this page:  
 - #PP3V3\_S3\_VREFMGRN  
 - #PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - #I2C\_VREFDACS\_SCL  
 - #I2C\_VREFDACS\_SDA  
 - #I2C\_PCA9557D\_SCL  
 - #I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMGRN - Stuffs VREF Margining Circuitry.  
 VREFMGRN\_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYMC\_MATTERS-871\_MBR SYMC\_DATE=12/13/2015

PAGE TITLE: FSB/DDR3/FRAMBUF Vref Margining


Apple Inc.

DRAWING NUMBER: 051-8871 SIZE: D

REVISION: 2.5.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED


BRANCH: 33 OF 109  
 SHEET: 31 OF 74



JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE


**MEM CLOCK TERMINATION**  
 Place RC end termination after last DRAM  
 Place Source Cterm at neckdown at first DRAM

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
<b>DDR3 DRAM Channel B (32-63)</b>			
Apple Inc.		DRAWING NUMBER	051-8871
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		PAGE	34 OF 109
		SHEET	32 OF 74



PAGE TITLE		SYNC DATE=12/13/2011	
T29 Host (1 of 2)			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	36 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
PAGE TITLE T29 Host (2 of 2)			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 109
		SHEET	34 OF 74






AIRPORT


BLUETOOTH

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
<b>X21 WIRELESS CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-8871
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		PAGE	40 OF 109
		SHEET	36 OF 74




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
SATA CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 109
		SHEET	37 OF 74
		SIZE	D

### USB Port Power Switch




Current limit (R4600): 2.17-2.59A

### Right USB Port A




We can add protection to 5V if we want, but leaving NC for now  
Place L4605 at connector pin

### USB/SMC Debug Mux






SYMC_MASTER=K11_MCB		SYMC_DATE=12/13/2015	
External USB Connectors			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 109
		SHEET	38 OF 74






SYNC MASTER=N/A		SYNC DATE=N/A	
<b>LIO CONNECTORS</b>			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	47 OF 109
		SHEET	39 OF 74

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		051-8871	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.5.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	49 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	40 OF 74
IV ALL RIGHTS RESERVED			





SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"



SMC Crystal Circuit



BATLOW# Isolation




Internal 20K pull-up on PM\_BATLOW\_L in PCH.

Below connections are different from K91

SMC_PA0_PU	HSIDE_ISENSE_OC
SMC_FAN_1_CTL	NC_SMC_FAN_1_CTL
SMC_FAN_1_TACH	NC_SMC_FAN_1_TACH
SMC_ADC14	SMC_HS_COMPUTING_ISENSE
SMC_GFX_THROTTLE_L	TP_SMC_GFX_THROTTLE_L
SMC_GFX_OVERTEMP_L	PP3V3_S5_SMC

PROCHOT Level Shifting to 3V3



Check with SMC pullup S0

MEM_EVENT_L	R5075	10K	54	1/20W	MF	201
SMC_ONOFF_L	R5070	10K	54	1/20W	MF	201
G3_POWERON_L	R5072	10K	54	1/20W	MF	201
SMC_LID	R5071	100K	54	1/20W	MF	201
SMC_TX_L	R5073	10K	54	1/20W	MF	201
SMC_RX_L	R5074	100K	54	1/20W	MF	201
SMC_TMS	R5077	10K	54	1/20W	MF	201
SMC_TDO	R5078	10K	54	1/20W	MF	201
SMC_TDI	R5079	10K	54	1/20W	MF	201
SMC_TCK	R5080	10K	54	1/20W	MF	201
SMC_BIL_BUTTON_L	R5081	10K	54	1/20W	MF	201
SMC_BC_ACOK	R5087	470K	54	1/20W	MF	201
SMS_INT_L	R5093	10K	54	1/20W	MF	201
SMC_PA0_PU	R5091	100K	54	1/20W	MF	201
SMC_RUNTIME_SCI_L	R5094	100K	54	1/20W	MF	201
SMC_ADAPTER_EN	R5085	10K	54	1/20W	MF	201
SMC_CASE_OPEN	R5086	10K	54	1/20W	MF	201
SMC_PB4	R5088	10K	54	1/20W	MF	201
SMC_S4_WAKESRC_EN	R5090	100K	54	1/20W	MF	201

SMC Support

Apple Inc.

Apple logo


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-8871	SIZE	D
REVISION	2.5.0	BRANCH	
PAGE	50 OF 109	SHEET	41 OF 74

D

D


### LPC+SPI Connector



C

C

### SPI Bus Series Termination




B

B

A

A

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		051-8871	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		2.5.0	
		PAGE	
		51 OF 109	
		SHEET	
		42 OF 74	



(\* = Multiple options)

	K21	K78		
Internal DP				
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N	Y	*	Y
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y	N	*	N
DVR - (Write: 0x4E Read: 0x4F)	Y	Y	Y	N


SMC MASTER=K11\_MCB SYNC\_DATE=12/13/2015  
PAGE TITLE

**SMBus Connections**


	Apple Inc.	DRAWING NUMBER	051-8871	SIZE	D
		REVISION	2.5.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					
		PAGE	52 OF 109	SHEET	43 OF 74




PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU 1.05V VCCIO Current Sense / Filter



GFX/IG Vcore Voltage Sense / Filter



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
Voltage & Load Side Current Sensing			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




INA (Engineering) Solution  
 Gain: 50x  
 Scale: 2A / V  
 Max Vout: 3.3V at 6.6A  
 EDP Current: 10A


Charger BMON (Production) Solution  
 ISL6259 Gain: 36x  
 Scale: 2.78A / V  
 Max Vout: 3.3V at 9.167A  
 EDP Current: 310A

SMC PARTS=K11_MCB		SYMC DATE=12/13/2016	
PAGE TITLE			
High Side Current Sensing			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		54 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		45 OF 74	
IV ALL RIGHTS RESERVED			

# CPU Proximity Sensor




# T29 Die



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORTISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5485		HDDISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLTISNS_PROD


Replacing caps with 100K PD on ISENSE SMC inputs

# T29,MLB Bottom & Inlet Proximity Sensors




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
Thermal Sensors			
DRAWING NUMBER		SIZE	
051-8871		D	
REVISION		BRANCH	
2.5.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
55 OF 109		46 OF 74	

# FAN CONNECTOR




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2013	
PAGE TITLE Fan			
DRAWING NUMBER 051-8871		SIZE D	
REVISION 2.5.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 56 OF 109		SHEET 47 OF 74	

# IPD Flex Connector




# Keyboard Backlight Driver & Detection



To detect Keyboard backlight, SMC will tristate and read SMC\_SYS\_KBDLED:  
 If LOW, keyboard backlight present  
 If HIGH, keyboard backlight not present  
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.


# Keyboard Backlight Connector




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0704	2	CAP, CER, 0.22UF, 10V, 50V, X5R, 0603	C5756, C5755		KB_BL

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
IPD / KBD Backlight		DRAWING NUMBER	SIZE
Apple Inc.		051-8871	D
		REVISION	
		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		57 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		48 OF 74	
IV ALL RIGHTS RESERVED			






SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
SPI ROM			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 61 OF 109
			SHEET 49 OF 74

SPEAKER AMPLIFIERS


APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ  
GAIN 6DB




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
DRAWING NUMBER		SIZE	
051-8871		D	
REVISION		BRANCH	
2.5.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		62 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		50 OF 74	


MLB to LIO Power Cable Connector




Debug LEDs  
(For development only)




3.425V "G3Hot" Supply




K99-Specific  
Battery Connector




J6955  
HALL-SENSOR-MLB-PADS-K99



Right Speaker Connector



DC-In & Battery Connectors	
Apple Inc.	DRAWING NUMBER: 051-8871
NOTICE OF PROPRIETARY PROPERTY:	REVISION: 2.5.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE: 69 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET: 51 OF 74
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	



This node is powered through body diodes:  
 \* DCIN through Q7080.  
 \* PBUS through Q7085, Charger TOP FETs and Q7055.

Inrush Limiter


ACIN pin threshold is 3.2V, +/- 50mV  
 DIVIDER SETS ACIN THRESHOLD AT 12.18V  
 Input impedance of ~40K meets sparkitecture requirements

Max Current = 8A

f = 400 kHz

\* R7051 HAS 2.2OHM TO COMPENSATE UNBALANCED VOLTAGE DUE TO DIFFERENT CURRENT ON \_P AND \_N. (FROM INTERSIL)


SYNC MASTER=K21_MLB		SYNC DATE=11/30/2011	
PAGE TITLE			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		70 OF 109	
SHEET		52 OF 74	




VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V


$OCP = R7141 \times 8.5\mu A / R7140$   
 $OCP = 8.5A$

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
System Agent Supply			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		71 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 74	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K21_MLB		SYNC DATE=11/30/2011	
PAGE TITLE			
<b>5V / 3.3V Power Supply</b>			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	72 OF 109	SHEET	54 OF 74






DRAWING NUMBER		051-8871	SIZE	D
REVISION		2.5.0	BRANCH	
PAGE		73 OF 109	SHEET	
SHEET		55 OF 74		

1.5V DDR3 Supply



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED




CPU IMVP7 & AXG VCore Regulator	
Apple Inc.	DRAWING NUMBER: 051-8871
REVISION: 2.5.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 74 OF 109	SHEET: 56 OF 74

CPU=Sandy Bridge ULV, AXG=GT2



CPU IMPV7 & AXG VCore Output		
Apple Inc.	DRAWING NUMBER 051-8871	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 2.5.0
		PAGE 75 OF 109
		SHEET 57 OF 74


# CPU VCCIO (1.05V S0) Regulator



$OCP = R7641 \times 8.5\mu A / R7640$   
 $OCP = 25.6A$   
 $V_{out} = 0.5V * (1 + R_a / R_b)$


SYMC_WAFFER=K11_MCB		SYMC_DATE=12/15/2016	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		76 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		58 OF 74	
IV ALL RIGHTS RESERVED			

### 1.8V S0 Regulator




### 1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




### 1.5V S0 LDO




### 1.05V S0 LDO



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	77 OF 109
		SHEET	59 OF 74




3.3V S0 FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)

3.3V SUS FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

3.3V S3 FET




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	31 mOhm @1.8V
LOADING	1.608 A (EDP)

5V SUS FET




MOSFET	SiA427
CHANNEL	P-TYPE 12V/8V
RDS(ON)	29 mOhm @4.5V
LOADING	100? mA (EDP)

1.5V S3/S0 FET



MOSFET	PQFN2X2
CHANNEL	N-TYPE
RDS(ON)	9.4 mOhm @4.5V
LOADING	5 A (EDP)

5.0V S0 FET




MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	18 MOHM @4.5V
LOADING	1.678 A (EDP)

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
Power FETs			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	78 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




### S5 Rail Enables & PGOOD

=PP3V42 G3H PWRCTL Internal pull-ups 100K +/- 20%




State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0


### 3.3V S4 ENABLE




### S0 ENABLE






### 3.3V/5.0V Sus ENABLE



### 3.3V SUS Detect




### 3.3V, 5V S3 ENABLE




VFRQ Low: Fix Frequency  
VFRQ High: Variable Frequency

### CPUVCORE ENABLE




### S0 Rail PGOOD (BJT Version)



Worst-Case Thresholds:  
Q2: 0.3XXV  
Q3: 0.640V  
3.3V w/Divider: 2.345V  
Q4: 0.660V

### S0 Rail PGOOD Circuitry (ISL Version in development)



Thresholds:  
VDD: 2.734V-3.010V  
V2MON: 2.815V-3.099V  
V3MON: 0.572V-0.630V  
V4MON: 0.572V-0.630V

### DP S4 Power Enable




### PSOC USB Power Enable




### WLAN Enable Generation


"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))  
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.



PAGE TITLE		PAGE NUMBER	
SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
<b>Power Control 1/ENABLE</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
Apple logo		79 OF 109	61 OF 74



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
Internal DisplayPort Connector			
DRAWING NUMBER		051-8871	
REVISION		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		62 OF 74	
IV ALL RIGHTS RESERVED			



T29 signals are P/N-swapped after AC caps to improve layout.

T29 Path Biasing

DP/T29 A Low-Speed MUX

Port A MCU

PS8301 I2C Addresses:  
 A1 A0 Addr (W/R)  
 0 0 0x96/0x97  
 0 1 0x86/0xB7  
 1 0 0x94/0x95  
 1 1 0xB4/0xB5  
 Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

PS8301 has internal -150K pull-down on PD pin. Okay to drive this pin even when VCC=0V per Parade (pin is 5V-tolerant).

AUXCH Snoop Port, used by PS8301 during training.


IC supports input high while Vcc = 0V.

Must be 3.3V DP A port power

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

Apple Inc.		DRAWING NUMBER <b>051-8871</b>	SIZE <b>D</b>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <b>2.5.0</b>	PAGE <b>93 OF 109</b>
		SHEET <b>63 OF 74</b>	



Port A HV Power Switch

3.3V/HV Power MUX

Port A 3.3V Power Switch

Nominal Min Max  
 IFLT 885mA 876mA 894mA (\*)  
 ILIM 935mA 925mA 1A (\*)  
 TFLT 18.3ms 13.4ms 26.7ms  
 TSD 470ms 235ms 724ms

(\*) U9410 tolerance unknown

IFLT = 200k / RFLT = 2A  
 ILIM = 201k / RLIM = 957mA  
 TFLT = CCT \* 38900  
 TSD = CCT \* 100000

Bleeder Resistor  
 2.5V / 249 ohm = 10mA  
 P = -27mW

ZXRE060A REF range: 0.595-0.605V (0.600V nominal)  
 Circuit threshold range: 3.363-3.439V (3.395V nominal)

Note: Bleeder active when  
 DPAPWSW\_HV\_DET is  
 HIGH and T29\_A\_HV\_EN  
 is LOW.


DisplayPort/T29 A Connector

Circuit threshold range: 2.877-2.941V (2.903V nominal)

SYNC MASTER=K21.MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
DisplayPort/T29 A Connector		DRAWING NUMBER	051-8871
Apple Inc.		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	94 OF 109
		SHEET	64 OF 74



PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APE
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EOP)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K21\_MLB SYNC DATE=12/13/2011

PAGE TITLE: LCD Backlight Driver

Apple Inc.

DRAWING NUMBER: 051-8871

REVISION: 2.5.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 97 OF 109 SHEET: 65 OF 74

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
CPU_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
CPU_27P4S	*	+27P4_OHM_SE	+27P4_OHM_SE	+27P4_OHM_SE	+27P4_OHM_SE	7 MIL	7 MIL
CPU_XDP_BPM	TOP,BOTTOM	100 MIL	100 MIL	100 MIL	100 MIL	-STANDARD	-STANDARD
CPU_XDP_BPM	*	+CPU_50S	+CPU_50S	+CPU_50S	+CPU_50S	-STANDARD	-STANDARD

NOTE: CPU\_XDP\_BPM physical constraint is to prevent routing on outer layers.  
NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	-STANDARD	?	CPU_AGTL	TOP,BOTTOM	+2x_DIELECTRIC	?
CPU_BWIL	*	8 MIL	?				
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	+2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended.  
Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SFF DG (DG-438297\_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIe_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF
CLK_PCIE_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIe	*	+3x_DIELECTRIC	?	PCIe	TOP,BOTTOM	+4x_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

SOURCE: Huron River SFF DG (DG-438297\_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
DMI_S2N	PCIE_85D	PCIE		DMI S2N P<3:0> 9 17
DMI_S2N	PCIE_85D	PCIE		DMI S2N N<3:0> 9 17
DMI_N2S	PCIE_85D	PCIE		DMI N2S P<3:0> 9 17
DMI_N2S	PCIE_85D	PCIE		DMI N2S N<3:0> 9 17
FDI_DATA	PCIE_85D	PCIE		FDI DATA P<7:0> 9 17
FDI_DATA	PCIE_85D	PCIE		FDI DATA N<7:0> 9 17
	CPU_50S	CPU_AGTL		FDI FSYNCL<1..0> 9 17
	CPU_50S	CPU_AGTL		FDI LSYNCL<1..0> 9 17
	CPU_50S	CPU_AGTL		FDI INT 9 17
	CPU_50S	PCIE		CPU PECCI 10 19 40
PM_SYNC	CPU_50S	CPU_AGTL		PM SYNC 10 17
PM_MEM_PWRGD	CPU_50S	CPU_AGTL		PM MEM PWRGD 10 17 26
	CPU_50S	CPU_ITP		XDP DBRESET L 10 23 25
	CPU_50S	CPU_ITP		XDP CPU PRDY L 10 23
	CPU_50S	CPU_ITP		XDP CPU PREO L 10 23
	CPU_50S	CPU_AGTL		PM EXT TS L<0> 10
	CPU_50S	CPU_AGTL		PM EXT TS L<1> 10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP		CPU SM RCOMP<0> 10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP		CPU SM RCOMP<1> 10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP		CPU SM RCOMP<2> 10
	CPU_50S	CPU_ITP		CPU CFG<11..0> 9 23
CPU_CATERR_L	CPU_50S	CPU_AGTL		CPU CATERR L 10
	CPU_50S	CPU_AGTL		CPU VCCIO SEL 12
CPU_PROCHOT_L	CPU_50S	CPU_AGTL		CPU PROCHOT L 10 41 56
CPU_PWRGD	CPU_50S	CPU_AGTL		CPU PWRGD 10 19 23
PM_THERMTRIP_L	CPU_50S	CPU_AGTL		PM THERMTRIP L 10 19
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE		DMI CLK100M CPU P 10 16
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE		DMI CLK100M CPU N 10 16
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE		DPLL REF CLKP 8 10
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE		DPLL REF CLKN 8 10
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE		ITPCPU CLK100M P 10 16
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE		ITPCPU CLK100M N 10 16
ITPXDP_CLK100M	CLK_PCIE_90D	CLK_PCIE		ITPXDP CLK100M P 16 23
ITPXDP_CLK100M	CLK_PCIE_90D	CLK_PCIE		ITPXDP CLK100M N 16 23
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE		XDP CPU CLK100M P 23
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE		XDP CPU CLK100M N 23
	CPU_27P4S	CPU_COMP		EDP COMP 9
	CPU_27P4S	CPU_COMP		CPU PEG COMP 9
XDP_TDI	CPU_50S	CPU_ITP		XDP CPU TDI 10 23
XDP_TDO	CPU_50S	CPU_ITP		XDP CPU TDO 10 23
XDP_TMS	CPU_50S	CPU_ITP		XDP CPU TMS 10 23
XDP_TCK	CPU_50S	CPU_ITP		XDP CPU TCK 10 23
XDP_TRST_L	CPU_50S	CPU_ITP		XDP CPU TRST L 10 23
XDP_BPM_L	CPU_XDP_BPM	CPU_ITP		XDP BPM L<7..0> 10 23
XDP_BPM_R_L	CPU_50S	CPU_ITP		CPU CFG<15..12> 9 23
(ESB_CREST_L)	CPU_50S	CPU_ITP		XDP CPURST L 23
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE P 12 56
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCCSENSE N 12 56
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE		CPU VCCIOSENSE P 12 58
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE		CPU VCCIOSENSE N 12 58
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE		CPU AXG SENSE P 12 56
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE		CPU AXG SENSE N 12 56
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VDDO SENSE P 12
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VDDO SENSE N 12
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU AXG VALSENSE P 9
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU AXG VALSENSE N 9
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCC VALSENSE P 9
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE		CPU VCC VALSENSE N 9
CPU_SVIDALERT_L	CPU_50S	CPU_COMP		CPU VIDALERT_L 12 56
CPU_SVIDSCLK	CPU_50S	CPU_COMP		CPU VIDSCLK 12 56
CPU_SVIDSOUT	CPU_50S	CPU_COMP		CPU VIDSOUT 12 56
	PCIE_85D	PCIE		PEG R2D P<15..0> 8
	PCIE_85D	PCIE		PEG R2D N<15..0> 8
	PCIE_85D	PCIE		PEG R2D C P<15..0> 8
	PCIE_85D	PCIE		PEG R2D C N<15..0> 8
	PCIE_85D	PCIE		PEG D2R P<15..0> 8
	PCIE_85D	PCIE		PEG D2R N<15..0> 8
	PCIE_85D	PCIE		PEG D2R C P<15..0> 8
	PCIE_85D	PCIE		PEG D2R C N<15..0> 8

CPU\_VCCSA\_VID<0>  
CPU\_VCCSA\_VID<1>

SYMC_WAFER_CONSTRAINTS		SYMC_DATE=04/05/2011	
PAGE TITLE			
CPU Constraints			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		100 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		66 OF 74	



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37E	*	+37_OHM_SE	+37_OHM_SE	+37_OHM_SE	+37_OHM_SE	-STANDARD	-STANDARD
MEM_40E	*	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	+40_OHM_SE	-STANDARD	-STANDARD
MEM_55E	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
MEM_72D	*	+72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF	+72_OHM_DIFF
MEM_50S	TOP_BOTTOM	Y	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD
MEM_85D	TOP_BOTTOM	Y	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF
MEM_50S	ISL3, ISL4, ISL9, ISL10	Y	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD
MEM_85D	ISL3, ISL4, ISL9, ISL10	Y	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2CLK	*	0.6 MM	?
MEM_CTRL2CTRL	*	0.2 MM	?
MEM_CMD2CTRL	*	0.2 MM	?
MEM_CMD2CMD	*	0.2 MM	?
MEM_DATA2DATA	*	0.14 MM	?
MEM_DQS2DQS	*	0.4 MM	?
MEM_MEM2OTHERMEM	*	0.4 MM	?
MEM_S2WR	*	+DNR_P2MM	?
MEM_S2ND	*	+GND_P2MM	?
MEM_S2THER	*	0.6 MM	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_PWR	*	MEM_S2WR
MEM_CTRL	MEM_PWR	*	MEM_S2WR
MEM_CMD	MEM_PWR	*	MEM_S2WR
MEM_DATA	MEM_PWR	*	MEM_S2WR
MEM_DQS	MEM_PWR	*	MEM_S2WR

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	MEM_S2ND
MEM_CTRL	GND	*	MEM_S2ND
MEM_CMD	GND	*	MEM_S2ND
MEM_DATA	GND	*	MEM_S2ND
MEM_DQS	GND	*	MEM_S2ND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_CLK	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_DQS	*	MEM_DQS2DQS

Need to support MEM\_\*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow xPGA guidelines per Huron River SFF DG rev1.0 (#438297).  
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
 DQ to DQS matching per byte lane should be within 0.127mm.  
 DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].  
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm.  
 CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs.  
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.  
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
 Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm.  
 SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CS L<3..0>
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A ODT<3..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CKE<3..0>
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B ODT<3..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<15..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>
	MEM_PWR		PP1V5 S3RS0
	MEM_PWR		PP1V5 S3
	MEM_PWR		PP0V75 S3 MEM VREFCA A
	MEM_PWR		PP0V75 S3 MEM VREFDO A

SYMC: MAPPER-CONSTRAINTS SYMC: DATA-04/06/2011

Memory Constraints

Apple Inc.

DRAWING NUMBER: 051-8871 SIZE: D

REVISION: 2.5.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 101 OF 109 SHEET: 67 OF 74

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF
LVDS_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3x_DIELECTRIC	?	DISPLAYPORT	TOP_BOTTOM	+4x_DIELECTRIC	?
LVDS	*	+3x_DIELECTRIC	?	LVDS	TOP_BOTTOM	+4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.  
 SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	+4x_DIELECTRIC	?	SATA	TOP_BOTTOM	+3x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCB_USB_BIAS	*	-STANDARD	8 MIL	8 MIL	-STANDARD	-STANDARD	-STANDARD
USB_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	+2x_DIELECTRIC	?	USB	TOP_BOTTOM	+4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
DP_ML	DP_85D	DISPLAYPORT		DP IG ML P<3..0>	8
DP_ML	DP_85D	DISPLAYPORT		DP IG ML N<3..0>	8
DP_EXTN_AUXCH	DP_85D	DISPLAYPORT		DP IG AUX CH P	8
DP_EXTN_AUXCH	DP_85D	DISPLAYPORT		DP IG AUX CH N	8
LVDS_IG_A_CLK	LVDS_90D	LVDS		LVDS IG A CLK P	8
LVDS_IG_A_CLK	LVDS_90D	LVDS		LVDS IG A CLK N	8
LVDS_IG_A_DATA	LVDS_90D	LVDS		LVDS IG A DATA P<2..0>	8
LVDS_IG_A_DATA	LVDS_90D	LVDS		LVDS IG A DATA N<2..0>	8
	LVDS_90D	LVDS		LVDS IG A DATA P<3>	8
	LVDS_90D	LVDS		LVDS IG A DATA N<3>	8
	LVDS_90D	LVDS		LVDS IG B DATA P<3..0>	8
	LVDS_90D	LVDS		LVDS IG B DATA N<3..0>	8
	LVDS_90D	LVDS		LVDS IG B CLK P	8
	LVDS_90D	LVDS		LVDS IG B CLK N	8
	SATA_90D	SATA		SATA HDD R2D C P	16 37
	SATA_90D	SATA		SATA HDD R2D C N	16 37
	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D P	6 37
	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D N	6 37
	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P	16 37
	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R N	16 37
	SATA_90D	SATA		SATA HDD D2R C P	6 37
	SATA_90D	SATA		SATA HDD D2R C N	6 37
	SATA_90D	SATA		SATA ODD R2D C P	8 16
	SATA_90D	SATA		SATA ODD R2D C N	8 16
	SATA_90D	SATA		SATA ODD R2D P	8 16
	SATA_90D	SATA		SATA ODD R2D N	8 16
	SATA_90D	SATA		SATA ODD D2R P	8 16
	SATA_90D	SATA		SATA ODD D2R N	8 16
	SATA_90D	SATA		SATA HDD R2D RC P	16 37
	SATA_90D	SATA		SATA HDD R2D RC N	16 37
	SATA_90D	SATA		SATA HDD D2R RC P	16 37
	SATA_90D	SATA		SATA HDD D2R RC N	16 37
PCH_SATA_ICOMP		SATA_ICOMP		PCH_SATAICOMP	16
USB_HUB1_UP	USB_85D	USB		USB_HUB1_UP_P	18 24
USB_HUB1_UP	USB_85D	USB		USB_HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USB		USB_HUB2_UP_P	18 24
USB_HUB2_UP	USB_85D	USB		USB_HUB2_UP_N	18 24
USB_EXTN	USB_85D	USB		USB_EXTN_P	24 38
USB_EXTN	USB_85D	USB		USB_EXTN_N	24 38
USB_EXTB	USB_85D	USB		USB_EXTB_P	24 38
USB_EXTB	USB_85D	USB		USB_EXTB_N	24 38
USB_EXTC	USB_85D	USB		USB_EXTC_P	24 38
USB_EXTC	USB_85D	USB		USB_EXTC_N	24 38
USB_EXTD	USB_85D	USB		USB_EXTD_P	6 24 39
USB_EXTD	USB_85D	USB		USB_EXTD_N	6 24 39
USB_EXTD	USB_85D	USB		USB_T29A_P	8 24
USB_EXTD	USB_85D	USB		USB_T29A_N	8 24
USB_EXTD	USB_85D	USB		T29 A RSVD P	8 63
USB_EXTD	USB_85D	USB		T29 A RSVD N	8 63
USB_CAMERA	USB_85D	USB		USB_CAMERA_P	6 18 39
USB_CAMERA	USB_85D	USB		USB_CAMERA_N	6 18 39
USB_CAMERA	USB_85D	USB		USB_CAMERA_CONN_P	6 18 39
USB_CAMERA	USB_85D	USB		USB_CAMERA_CONN_N	6 18 39
USB_BT	USB_85D	USB		USB_BT_P	6 24 36
USB_BT	USB_85D	USB		USB_BT_N	6 24 36
USB_TPAD	USB_85D	USB		USB_TPAD_P	48
USB_TPAD	USB_85D	USB		USB_TPAD_N	48
USB_IR	USB_85D	USB		USB_IR_P	48
USB_IR	USB_85D	USB		USB_IR_N	48
USB_SDCARD	USB_85D	USB		USB_SDCARD_P	8 24
USB_SDCARD	USB_85D	USB		USB_SDCARD_N	8 24
USB_BRCRYPT	USB_85D	USB		USB_BRCRYPT_P	8 24
USB_BRCRYPT	USB_85D	USB		USB_BRCRYPT_N	8 24
PCH_USB_BIAS	PCH_USB_BIAS			PCH_USB_BIAS	18
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCIE_CLK100M_PCH_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCIE_CLK100M_PCH_N	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		FSB_CLK133M_PCH_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		FSB_CLK133M_PCH_N	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK96M_DOT_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK96M_DOT_N	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK100M_SATA_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK100M_SATA_N	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK14P3M_REFCLK	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK33M_PCIE	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE		PCH_CLK33M_PCIE	16 25
GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE		GFX_CLK120M_DPLLSS_P	16 25
GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE		GFX_CLK120M_DPLLSS_N	16 25

SYMC\_WAFER\_CONSTRAINTS SYMC\_DATE=04/06/2011

PAGE TITLE: PCH Constraints 1

Apple Inc. DRAWING NUMBER: 051-8871 SIZE: D

REVISION: 2.5.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 102 OF 109 SHEET: 68 OF 74

LPC Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC\_50S and CLK\_LPC\_50S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK\_LPC.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905\_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB\_50S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA\_50S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905\_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_SLOW\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPT\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPT.

DisplayPort Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP\_85D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes DISPLAYPORT.

PCI-Express Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIe\_85D and CLK\_PCIe\_90D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes PCIe.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK\_SLOW\_55S and CLK\_25M\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_SLOW and CLK\_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Lists various electrical constraints for PCH nets like LPC\_AD, SMBUS\_PCH\_CLK, HDA\_BIT\_CLK, etc.


Chipset Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Lists various electrical constraints for chipset nets like DP\_EXTA\_ML, PCIE\_T29\_R2D\_C, etc.

Clock Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Lists clock net properties like SYSCLK\_CLK32K\_RTC, SYSCLK\_CLK25M\_SB, etc.

Metadata block containing drawing title 'PCH Constraints 2', drawing number '051-8871', revision '2.5.0', and Apple Inc. logo. Includes a notice of proprietary property.



CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50G	*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	+3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	ENET	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	+3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	ENET_50S	ENET_3X	BCM5764 CLK25M XTALI
	ENET_50S	ENET_3X	BCM5764 CLK25M XTALO
	ENET_50S	ENET_3X	ENET RESET L
	ENET_100D	ENET_MDI	ENET MDI P<3..0>
	ENET_100D	ENET_MDI	ENET MDI N<3..0>
	ENET_50S	ENET_CR_DATA	ENET CR_DATA<7..0>
	ENET_50S	ENET_CR_DATA	ENET CR_CMD
	ENET_50S	ENET_CR_DATA	ENET CR_CLK
	ENET_50S	ENET_CR_DATA	SDCONN DATA<7..0>
	ENET_50S	ENET_CR_DATA	SDCONN CMD
	ENET_50S	ENET_CR_DATA	SDCONN CLK

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	FW_110D	FW_TP	FW P0 TPA P
	FW_110D	FW_TP	FW P0 TPA N
	FW_110D	FW_TP	FW P0 TPB P
	FW_110D	FW_TP	FW P0 TPB N
	FW_110D	FW_TP	FW P1 TPA P
	FW_110D	FW_TP	FW P1 TPA N
	FW_110D	FW_TP	FW P1 TPB P
	FW_110D	FW_TP	FW P1 TPB N
	Port 2 Not Used		

SYMC_MASTER-CONSTRAINTS		SYMC_DATE=04/05/2011	
PAGE TITLE: Ethernet/FW Constraints			
	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		104 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		70 OF 74	
IV ALL RIGHTS RESERVED			

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	+2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	+2x_DIELECTRIC	?

DP/T29 Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF
T29DP_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	+5x_DIELECTRIC	?	T29DP	TOP_BOTTOM	+7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0> 8 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0> 8 33
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0> 33
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0> 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P 8 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N 8 33
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P 33
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0> 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0> 33
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0> 33
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0> 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N 33
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P 33
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N 33
T29_I2C_55S	T29_I2C	I2C T29_SCL	33 43
T29_I2C_55S	T29_I2C	I2C T29_SDA	33 43
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK 33
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29_SPI MOSI 33
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI MISO 33
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI CS L 33
T29DP_80D	T29DP	T29 R2D C P<3..0>	33 63
T29DP_80D	T29DP	T29 R2D C N<3..0>	33 63
T29DP_80D	T29DP	T29 D2R P<3..0>	33 63
T29DP_80D	T29DP	T29 D2R N<3..0>	33 63
T29DP_80D	T29DP	T29 R2D P<0>	63
T29DP_80D	T29DP	T29 R2D N<0>	63
T29DP_80D	T29DP	T29 R2D P<1>	63
T29DP_80D	T29DP	T29 R2D N<1>	63
T29DP_80D	T29DP	T29 R2D C F P<1..0>	63
T29DP_80D	T29DP	T29 R2D C F N<1..0>	63
T29DP_80D	T29DP	T29 D2R C P<0>	63 64
T29DP_80D	T29DP	T29 D2R C N<0>	63 64
T29DP_80D	T29DP	T29 D2R C P<1>	63 64
T29DP_80D	T29DP	T29 D2R C N<1>	63 64
T29DP_80D	T29DP	T29DPA D2R1 AUXCH P	64
T29DP_80D	T29DP	T29DPA D2R1 AUXCH N	64
T29DP_80D	T29DP	DP SDRVA ML C P<3..0>	63
T29DP_80D	T29DP	DP SDRVA ML C N<3..0>	63
T29DP_80D	T29DP	DP SDRVA ML R P<3..0>	63
T29DP_80D	T29DP	DP SDRVA ML R N<3..0>	63
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<0>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<0>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML P<1>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML N<1>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<2>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML P<3>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML N<3>
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH N
T29DP_80D	T29DP	T29DP	DP SDRVA AUXCH C P
T29DP_80D	T29DP	T29DP	DP SDRVA AUXCH C N
T29DPA_ML_ODD	T29DP_80D	T29DP	T29DPA ML P<1>
T29DPA_ML_ODD	T29DP_80D	T29DP	T29DPA ML N<1>
T29DPA_ML_ODD	T29DP_80D	T29DP	T29DPA ML P<3>
T29DPA_ML_ODD	T29DP_80D	T29DP	T29DPA ML N<3>
T29DP_80D	T29DP	T29DP	T29DPA ML P<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML N<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML C P<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML C N<3..0>
DP_A_EXT_AUXCH	T29DP_80D	T29DP	DP A EXT AUXCH P
DP_A_EXT_AUXCH	T29DP_80D	T29DP	DP A EXT AUXCH N

T29 IC Net Properties

T29/DP Net Properties

SYMC_WAFER_CONSTRAINTS		SYMC_DATE=04/05/2011	
PAGE TITLE			
T29 Constraints			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	105 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	-STANDARD	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB		SMBUS_SMC_A_S3_SCL 43
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB		SMBUS_SMC_A_S3_SDA 43
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB		SMBUS_SMC_B_S0_SCL 43
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB		SMBUS_SMC_B_S0_SDA 43
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB		SMBUS_SMC_0_S0_SCL 43
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB		SMBUS_SMC_0_S0_SDA 43
SMBUS_SMC_BSA_SCL	SMB_50S	SMB		SMBUS_SMC_BSA_SCL 43
SMBUS_SMC_BSA_SDA	SMB_50S	SMB		SMBUS_SMC_BSA_SDA 43
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB		SMBUS_SMC_MGMT_SCL 43
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB		SMBUS_SMC_MGMT_SDA 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
CHGR_CSI	1T01_DIFFPAIR			CHGR_CSI_P 92
	1T01_DIFFPAIR			CHGR_CSI_N 92
CHGR_CSO	1T01_DIFFPAIR			CHGR_CSO_P 92
	1T01_DIFFPAIR			CHGR_CSO_N 92

D

D

C


C

B

B

A

A

SMC CONSTRAINTS		SMC CONSTRAINTS	
PAGE TITLE			
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		106 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		72 OF 74	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1T01_55S	*	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2:1_SPACING	?
THERM	*	+2:1_SPACING	?
AUDIO	*	+2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20M
MEM_CMD	GND	*	GND_P20M
MEM_CTRL	GND	*	GND_P20M
MEM_DATA	GND	*	GND_P20M
MEM_SQS	GND	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
MEM_72D	OVERWRITE	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
MEM_72S	OVERWRITE	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
MEM_85D	OVERWRITE	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
PCIE_85D	OVERWRITE	OVERWRITE	OVERWRITE	0.076 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
CPU_274S	TOP	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
CLK_PCIE_85D	TOP	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE

**A Memory Constraint Relaxations**

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

**K21/K78 Specific Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENET_100D	ENETCONN	ENETCONN	ENETCONN P<3..0>
ENET_100D	ENETCONN	ENETCONN	ENETCONN N<3..0>
SATA_90D	SATA	SATA	SATA ODD D2R UF P
SATA_90D	SATA	SATA	SATA ODD D2R UF N
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR OUT P
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR OUT N
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR IN P
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR IN N
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR IN P
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR IN N
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR OUT P
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR OUT N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPU THMSNS D2 P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPU THMSNS D2 N
CPU_THERMD	THERM_1T01_55S	THERM	CPU THERMD P
CPU_THERMD	THERM_1T01_55S	THERM	CPU THERMD N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29 THERMD P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29 THERMD N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29 MLBBOT THMSNS P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29 MLBBOT THMSNS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HS COMPUTING N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HS COMPUTING P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HS OTHER N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HS OTHER P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0 CS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0 CS P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISNS1 P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISNS1 N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISNS2 P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISNS2 N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISNS1G P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISNS1G N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISUM R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISUM R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISUMG R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISUMG R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISNS P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISNS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAS0 CS P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAS0 CS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISUMG P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP ISUMG N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS CPU N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS CPU P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS ODD N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS ODD P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS ODD R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS ODD R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LV5_S3 N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LV5_S3 P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS P1V8GPU R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS P1V8GPU R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS AIRPORT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS AIRPORT P
LVDS_90D	LVDS	LVDS	LVDS CONN A CLK F N
LVDS_90D	LVDS	LVDS	LVDS CONN A CLK F P

**Audio Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP INR P
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP INR N
MAX98300_R	DIFFPAIR	AUDIO	MAX98300 R P
MAX98300_R	DIFFPAIR	AUDIO	MAX98300 R N

**K21/K78 Specific Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN P
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN N
1T01_DIFFPAIR			CHGR CSI R P
1T01_DIFFPAIR			CHGR CSI R N
1T01_DIFFPAIR			CHGR CSO R P
1T01_DIFFPAIR			CHGR CSO R N
USB_EXTN	USB_85D	USB	USB2 EXTA MUXED P
USB_EXTN	USB_85D	USB	USB2 EXTA MUXED N
USB_EXTN	USB_85D	USB	USB2 LT1 P
USB_EXTN	USB_85D	USB	USB2 LT1 N
USB_85D	USB		CONN USB2 BT P
USB_85D	USB		CONN USB2 BT N
USB_85D	USB		USB LT2 P
USB_85D	USB		USB LT2 N
DP_85D	DISPLAYPORT		DP IG AUX CH C P
DP_85D	DISPLAYPORT		DP IG AUX CH C N
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP L P OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP L N OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP SUB P OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP SUB N OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP R P OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP R N OUT
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315 SUB N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315 SUB P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315 L N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315 L P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315 R N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315 R P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD LO2 N R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD LO2 P R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD LO1 N R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD LO1 P R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD LO2 N L
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD LO2 P L
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INL P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INL N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INSUB P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INSUB N
USB_85D	USB		USB TPAD R P
USB_85D	USB		USB TPAD R N
SB_POWER			PP3V3_S5
SB_POWER			PP3V3_S0
GND			GND

**Misc Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
USB_EXTN	USB_85D	USB	USB EXTA MUXED P
USB_EXTN	USB_85D	USB	USB EXTA MUXED N
USB_EXTN	USB_85D	USB	USB LT1 P
USB_EXTN	USB_85D	USB	USB LT1 N
USB_TPAD	USB_85D	USB	USB TPAD CONN P
USB_TPAD	USB_85D	USB	USB TPAD CONN N
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	I2C SMC SMS SDA R
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	I2C SMC SMS SCL R
SMB_55S	SMB		I2C TCON_SCL
SMB_55S	SMB		I2C TCON_SDA
SMB_55S	SMB		I2C TCON_SCL_CONN
SMB_55S	SMB		I2C TCON_SDA_CONN

Project Specific Constraints		DRAWING NUMBER	051-8871	SIZE	D
Apple Inc.		REVISION	2.5.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	108	OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	73	OF 74	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

K901 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL. OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.140 MM	0.140 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.1 MM			
37_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.160 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL4, ISL9	Y	0.155 MM	0.155 MM		0.130 MM	0.130 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL10	Y	0.095 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.115 MM	0.115 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.195 MM	0.195 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL10	Y	0.074 MM	0.074 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM

NOTE: 110\_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL10	N	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL4, ISL9	Y	0.071 MM	0.071 MM		0.300 MM	0.300 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.280 MM	0.280 MM

NOTE: These are Intel recommended impedances for PEG, unused on K901.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.120 MM	0.165 MM			
48_OHM_SE	*	Y	0.097 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL10	Y	0.110 MM	0.110 MM		0.170 MM	0.170 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.129 MM	0.129 MM		0.170 MM	0.170 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.180 MM	0.180 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 85\_DIFF\_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 90\_DIFF\_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYMC: MAPPER-CONSTRAINTS		SYMC: DATE=06/06/2011	
PAGE TITLE			
PCB Rule Definitions			
DRAWING NUMBER		SIZE	
051-8871		D	
REVISION		BRANCH	
2.5.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
109 OF 109		74 OF 74	