

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, M82

PVT

11/14/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
		546198			

Page	(.CSA)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	WFERRY-WF	05/11/2006
3	3	Power Block Diagram	POWER	06/30/2006
4	4	CONFIGURATION OPTIONS	(N/A)	(N/A)
5	5	Acoustic Cap BOM Config Tables	N/A	N/A
6	6	ICT Test Points	(MASTER)	(MASTER)
7	7	Functional Test and No-Tests	(MASTER)	(MASTER)
8	8	Power Aliases	WFERRY	06/15/2006
9	9	SIGNAL ALIAS /RESET	(MASTER)	(MASTER)
10	10	CPU FSB	(MASTER)	(MASTER)
11	11	CPU Power & Ground	(MASTER)	(MASTER)
12	12	CPU Decoupling & VID	MSARWAR	04/26/2006
13	13	eXtended Debug Port (XDP)	M75	01/24/2007
14	14	NB CPU Interface	(MASTER)	(MASTER)
15	15	NB PEG / Video Interfaces	M70	01/09/2007
16	16	NB Misc Interfaces	M70	01/09/2007
17	17	NB DDR2 Interfaces	M70	01/09/2007
18	18	NB Power 1	M70	01/09/2007
19	19	NB Power 2	M70	01/09/2007
20	20	NB Grounds	M70	01/09/2007
21	21	NB Standard Decoupling	M70	01/09/2007
22	22	NB Graphics Decoupling	M70	01/09/2007
23	23	SB Enet, Disk, FSB, LPC	M70	01/09/2007
24	24	SB PCI, PCIe, DMI, USB	M70	01/09/2007
25	25	SB Pwr Mgt, GPIO, Clink	M70	01/09/2007
26	26	SB Power & Ground	M70	01/09/2007
27	27	SB Decoupling	M70	02/01/2007
28	28	SB Misc	M70	01/09/2007
29	29	Clock (CK505)	M70	02/01/2007
30	30	Clock Termination	M70	01/09/2007
31	31	DDR2 DRAM Channel A	(MASTER)	(MASTER)
32	32	DDR2 DRAM Channel B	(MASTER)	(MASTER)
33	33	Memory Active Termination	M70	01/09/2007
34	34	DDR2 BYPASSING 1	MEMORY	06/20/2006
35	35	DDR2 BYPASSING 2	MEMORY	06/20/2006
36	36	Wireless M93 Connector	M70	01/09/2007
37	37	Hatch and Audio Connectors	(MASTER)	(MASTER)
38	38	PATA HDD CONNECTOR	(MASTER)	(MASTER)
39	39	USB EXTERNAL CONNECTORS	M70	01/09/2007
40	40	IPD Connector	M70	01/09/2007
41	41	SMC	M70	01/09/2007



Page	(.CSA)	Contents	Sync	Date
42	50	SMC SUPPORT	M70	01/09/2007
43	51	LPC+SPI Debug Connector	M70	01/09/2007
44	52	SMBUS CONNECTIONS	M70	01/09/2007
45	53	Voltage Sensors	M70	01/09/2007
46	55	TEMPERATURE SENSORS	M70	01/09/2007
47	56	Fan	M70	01/09/2007
48	59	Sudden Motion Sensor (SMS)	M76_MLB	01/12/2007
49	61	SPI ROMs	WFERRY	04/26/2006
50	69	DC-In & Battery Connectors	M70	01/09/2007
51	70	S0 FETS & Power Sequencing	M70	01/09/2007
52	71	IMVP6 CPU VCore Regulator	POWER	07/13/2006
53	72	Render VCore Supplies	(MASTER)	(MASTER)
54	73	1.5V/1.05V Supplies	M70	01/09/2007
55	75	1.8V/0.9V Supplies	M70	01/09/2007
56	76	5V/3.3V Supplies	M70	02/01/2007
57	77	3.42V/1.25V Switcher	M70	01/09/2007
58	78	S3 FET & S3/S5 Control	M70	02/01/2007
59	79	PBUS Supply/Battery Charger	M70	01/09/2007
60	90	LVDS,Camera Conn. and ALS Conn.	GPU	06/23/2006
61	92	SDVO/TMDS Tx	GRAPHIC	06/06/2006
62	93	HDCP uController		
63	94	DVI CONNECTIONS	M70	01/09/2007
64	97	LED Backlight Driver	(MASTER)	(MASTER)
65	99	Additional CPU/GPU Decoupling		
66	100	CPU/FSB Constraints	T9	01/30/2007
67	101	NB Constraints	T9	01/30/2007
68	102	Memory Constraints	T9	01/30/2007
69	103	SB Constraints (1 of 2)	T9	01/30/2007
70	104	SB Constraints (2 of 2)	T9	01/30/2007
71	105	Clock & SMC Constraints	T9	01/30/2007
72	108	M82 Power and Ground Nets	(MASTER)	(MASTER)
73	109	M82 Rule Definitions	(MASTER)	(MASTER)


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7230	1	SCHEM, MLB, M82	SCH	CRITICAL	
820-2179	1	PCBF, MLB, M82	PCB	CRITICAL	

DRAWING
TITLE=M82_MLB
ABBREV=DRAWING
LAST_MODIFIED=Rev 14 11:25:50 2007

DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION	METRIC		 APPLE INC.		
	DRAFTER <input checked="" type="checkbox"/>	DESGN CK <input checked="" type="checkbox"/>	NOTICE OF PROPRIETARY PROPERTY <small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small> I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
	ENG APPD <input checked="" type="checkbox"/>	MFG APPD <input checked="" type="checkbox"/>			
	QA APPD <input checked="" type="checkbox"/>	DESIGNER <input checked="" type="checkbox"/>			
RELEASE <input checked="" type="checkbox"/>	SCALE NONE	SCHEM, MLB, M82			
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0	
SHT 1 OF 73					



System Block Diagram

SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	2		

M82 POWER SYSTEM ARCHITECTURE



Power Block Diagram
 SYNC_MASTER=POWER SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	3	73



- PGOOD_1V8S3
- P5V50_EN
- PP5V_S0_FET
- PP3V3_S0_FET
- PP1V8_S0_FET
- PM_SLP_S3_L
- ENABLE_1

- ALL_SYS_PWRGD_AND
- PGOOD_1V5S0
- PGOOD_1V05S0
- PGOOD_SEQUENCER

- TPS79933 U2280
- TPS731125 U2265
- TPS51120 U7600
- TPS51124 U7300
- TPS51116 U7500

- Q7000
- Q7865
- Q7866
- Q7001
- Q7004

- Q7860
- Q7950
- Q7006
- Q7007

- U2803
- U2801
- U2880
- U2300
- U1000
- U1400
- U4900
- U4900

- SLG2AP101 U2900
- ICH8M U2300
- CPU U1000
- CRESTLINE U1400
- SMC U4900

- SMC_PWRGD RNSVD30A-F U5000
- TPS71125 U2265
- TPS51124 U7300
- TPS51120 U7600
- TPS51116 U7500
- TPS79933 U2280
- ADP3209 U7200
- GPU_VCORE U7200
- SMC U4900
- SMC_PBUS_CONVERTER/BATTERY_CHARGER U7900

BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7886	PCBA,MLB,1.6GHZ,MI 2GB,SS CAP,M82	EEE_XSC,M82_COMMON,M82_MICRON,CPU_PRQ_1_6GHZ,M82_SS_CAP
630-9024	PCBA,MLB,1.6GHZ,HY 2GB,SS CAP,M82	EEE_YMS,M82_COMMON,M82_HYNIX,CPU_PRQ_1_6GHZ,M82_SS_CAP
630-9133	PCBA,MLB,1.8GHZ,MI 2GB,SS CAP,M82	EEE_Z80,M82_COMMON,M82_MICRON,CPU_PRQ_1_8GHZ,M82_SS_CAP
630-9134	PCBA,MLB,1.8GHZ,HY 2GB,SS CAP,M82	EEE_Z81,M82_COMMON,M82_HYNIX,CPU_PRQ_1_8GHZ,M82_SS_CAP
630-9204	PCBA,MLB,1.6GHZ,HY 2GB,MU CAP,M82	EEE_ZU5,M82_COMMON,M82_HYNIX,CPU_PRQ_1_6GHZ,M82_MU_CAP
630-9205	PCBA,MLB,1.6GHZ,HY 2GB,TY CAP,M82	EEE_ZU6,M82_COMMON,M82_HYNIX,CPU_PRQ_1_6GHZ,M82_TY_CAP
630-9206	PCBA,MLB,1.6GHZ,MI 2GB,MU CAP,M82	EEE_ZU7,M82_COMMON,M82_MICRON,CPU_PRQ_1_6GHZ,M82_MU_CAP
630-9207	PCBA,MLB,1.6GHZ,MI 2GB,TY CAP,M82	EEE_ZU8,M82_COMMON,M82_MICRON,CPU_PRQ_1_6GHZ,M82_TY_CAP
630-9208	PCBA,MLB,1.8GHZ,HY 2GB,MU CAP,M82	EEE_ZU9,M82_COMMON,M82_HYNIX,CPU_PRQ_1_8GHZ,M82_MU_CAP
630-9209	PCBA,MLB,1.8GHZ,HY 2GB,TY CAP,M82	EEE_ZUA,M82_COMMON,M82_HYNIX,CPU_PRQ_1_8GHZ,M82_TY_CAP
630-9210	PCBA,MLB,1.8GHZ,MI 2GB,MU CAP,M82	EEE_ZUB,M82_COMMON,M82_MICRON,CPU_PRQ_1_8GHZ,M82_MU_CAP
630-9211	PCBA,MLB,1.8GHZ,MI 2GB,TY CAP,M82	EEE_ZUC,M82_COMMON,M82_MICRON,CPU_PRQ_1_8GHZ,M82_TY_CAP

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:XSC]	CRITICAL	EEE_XSC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:YMS]	CRITICAL	EEE_YMS
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:Z80]	CRITICAL	EEE_Z80
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:Z81]	CRITICAL	EEE_Z81
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZU5]	CRITICAL	EEE_ZU5
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZU6]	CRITICAL	EEE_ZU6
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZU7]	CRITICAL	EEE_ZU7
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZU8]	CRITICAL	EEE_ZU8
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZU9]	CRITICAL	EEE_ZU9
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZUA]	CRITICAL	EEE_ZUA
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZUB]	CRITICAL	EEE_ZUB
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:ZUC]	CRITICAL	EEE_ZUC

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M82_COMMON	ALTERNATE,COMMON,M82_COMMON1,M82_COMMON2,M82_COMMON3
M82_COMMON1	ISL6258,BOOTROM_DEVEL,SMC_PRGRM
M82_COMMON2	SMS_MOT_DIS,LPCLPLUS,XDP,DRAM_2GB
M82_COMMON3	
M82_MICRON	DRAM_MICRON,DRAM_SPD_1
M82_HYNIX	DRAM_HYNIX,DRAM_SPD_2
M82_HYNIX_LP	DRAM_HYNIX_LP,DRAM_SPD_2
M82_SS_CAP	SS_CAP_1UF,SS_CAP_2_2UF,SS_CAP_10UF
M82_MU_CAP	MU_CAP_1UF,MU_CAP_2_2UF,MU_CAP_10UF
M82_TY_CAP	TY_CAP_1UF,TY_CAP_2_2UF,TY_CAP_10UF

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3522	1	IC,SANTAYNEZ,MEROM,1.6GHZ,ES,20W,956BGA	U1000	CRITICAL	CPU_1_6GHZ
337S3523	1	IC,SANTAYNEZ,MEROM,1.8GHZ,ES,20W,956BGA	U1000	CRITICAL	CPU_1_8GHZ
338S0420	1	IC,965GM,CRESTLINE,USFF BGA	U1400	CRITICAL	
338S0421	1	IC,ICH8M,USFF BGA	U2300	CRITICAL	
359S0130	1	LOW POWER CLOCK SYNTHESIZER,SLG2AP101,66PIN	U2900	CRITICAL	
335S0510	1	IC,16MBIT 8-PIN SERIAL FLASH,W66FN	U6100	CRITICAL	BOOTROM_BLANK_2MB
335S0509	1	IC,32MBIT 8-PIN SERIAL FLASH, W66FN	U6100	CRITICAL	BOOTROM_BLANK_4MB
341S2111	1	IC,EPI,BOOTROM DEVELOPMENT (UNLOCKED),M82	U6100	CRITICAL	BOOTROM_DEVEL
341S2112	1	IC,EPI,BOOTROM FINAL (LOCKED),M82	U6100	CRITICAL	BOOTROM_FINAL
337S3477	1	SST89V54RD MICROCONTROLLER	U9300	CRITICAL	SST8051_BLANK
341S2173	1	IC,PRGM,SST SST89V54RD,UCNTRLR,M82	U9300	CRITICAL	SST8051_PRGRM
338S0422	1	IC,SMC,HS8/2117	U4900	CRITICAL	SMC_BLANK
341S2115	1	IC,PRGM,SMC (NEW),M82	U4900	CRITICAL	SMC_PRGRM
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_MICRON
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3140,U3150,U3160,U3170	CRITICAL	DRAM_MICRON
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_MICRON
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3240,U3250,U3260,U3270	CRITICAL	DRAM_MICRON
333S0411	4	HYNIX,DRAM,64M16,8x13	U3100,U3110,U3120,U3130	CRITICAL	DRAM_HYNIX
333S0411	4	HYNIX,DRAM,64M16,8x13	U3140,U3150,U3160,U3170	CRITICAL	DRAM_HYNIX
333S0411	4	HYNIX,DRAM,64M16,8x13	U3200,U3210,U3220,U3230	CRITICAL	DRAM_HYNIX
333S0411	4	HYNIX,DRAM,64M16,8x13	U3240,U3250,U3260,U3270	CRITICAL	DRAM_HYNIX
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3100,U3110,U3120,U3130	CRITICAL	DRAM_HYNIX_LP
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3140,U3150,U3160,U3170	CRITICAL	DRAM_HYNIX_LP
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3200,U3210,U3220,U3230	CRITICAL	DRAM_HYNIX_LP
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3240,U3250,U3260,U3270	CRITICAL	DRAM_HYNIX_LP
353S1938	1	IC,ISL6258,REV2,BAT CHGR, 28P QFN	U7900	CRITICAL	ISL6258
197S0213	1	14.318MHZ XTAL, 2.5x2.0	Y9390	CRITICAL	SST8051_14MHZ
197S0231	1	20MHZ XTAL, 2.5x2.0	Y9390	CRITICAL	SST8051_20MHZ
197S0257	1	33MHZ XTAL, 2.5x2.0	Y9390	CRITICAL	SST8051_33MHZ
337S3563	1	IC,SANTAYNEZ,MEROM,1.6GHZ,PRQ,REV3,20W,956BGA	U1000	CRITICAL	CPU_PRQ_1_6GHZ
337S3564	1	IC,SANTAYNEZ,MEROM,1.8GHZ,PRQ,REV3,20W,956BGA	U1000	CRITICAL	CPU_PRQ_1_8GHZ
338S0514	1	IC,965GM,CRESTLINE,PRQ,USFF BGA	U1400	CRITICAL	NB_PRQ
338S0515	1	IC,ICH8M,PRQ,USFF BGA	U2300	CRITICAL	SB_PRQ

Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
128S0093	128S0092	ALL	33UF 20% 16V DCASE	
376S0466	376S0410	ALL	Si4413 for Si4405	
740S0044	740S0028	ALL	0.5A OC FUSE	
104S0023	104S0018	ALL	1206 1/4W .002 OHM	

CONFIGURATION OPTIONS

SYNC_MASTER=(N/A) SYNC_DATE=(N/A)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	4		

1UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG MURATA TAIYO YUDEN table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION

2.2UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS


SAMSUNG MURATA TAIYO YUDEN table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION

10UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG MURATA TAIYO YUDEN table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION

Acoustic Cap BOM Config Tables
SYNC_MASTER=N/A SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: DRAWING NUMBER 051-7230, REV. B.0.0, SCALE NONE, SHEET 5 OF 73



"S0,S0M" RAILS

"S5" RAILS

"G3H" RAILS

"S3" RAILS

Power Aliases


SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		8	73

EMI SPRING CLIPS



BOSSES TO CONNECT TO HEATSINK



SMC ALIASES

Table of SMC aliases including NC_SMC_PA0 through NC_SMC_TEST_DAC3 with NO_CONNECT and NO_TEST flags.

LVDS ALIASES

Table of LVDS aliases including NC_LVDS_B_CLK_N, NC_LVDS_B_CLK_P, NC_LVDS_B_DATA_N0 through NC_LVDS_A_DATA_N3.

PCI_EXPRESS GRAPHICS ALIASES

Table of PCI Express Graphics aliases including NC_PEG_D2R_N0 through NC_PEG_R2D_C_P15.

SATA ALIASES

Table of SATA aliases including NC_SATA_A_D2R_N, NC_SATA_A_D2R_P, NC_SATA_A_R2D_C_N, NC_SATA_A_R2D_C_P.

USB ALIASES

Table of USB aliases including USB_PORT [0] = External USB2.0 Port A, USB_PORT [1] = PCI-E Mini Card, USB_PORT [2] = Unused, USB_PORT [3] = CAMERA, USB_PORT [4] = IR CONTROLLER, USB_PORT [5] = Trackpad (Wellspring), USB_PORT [6] = BLUETOOTH, USB_PORT [7] = Unused, USB_PORT [8] = Unused, USB_PORT [9] = Unused.

CLOCK ALIASES

Table of Clock aliases including NC_CK505_SRC1_N, NC_CK505_SRC1_P, NC_CK505_SRC3_N, NC_CK505_SRC3_P.

SB ALIASES

Table of SB aliases including VR_PWRGD_CK505, PM_SB_PWBROK, PCI_AD<0..31>, PCI_C_BE_L<0..3>, NC_PCI_PAR, TP_PCI_RST_L.

NB ALIASES

Table of NB aliases including GFX_VR_EN, VR_PWRGOOD_DELAY, NB_CLK96M_DOT_P, NB_CLK96M_DOT_N, NB_CLK100M_DPLLSS_P, NB_CLK100M_DPLLSS_N.

AUDIO ALIASES

Table of Audio aliases including HDA_BIT_CLK, HDA_SYNC, HDA_RST_L, HDA_RST_N, HDA_SDINO, HDA_SDOUT.

SIGNAL ALIAS /RESET, NOTICE OF PROPRIETARY PROPERTY, THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE, II NOT TO REPRODUCE OR COPY IT, III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART.





Table with 4 columns: ID, Name, Alias, ID. Includes SMC_SMS_INT, SMC_ADAPTER_EN.

APPLE INC. DRAWING NUMBER: D 051-7230 REV. B.0.0 SCALE: NONE SHEET: 9 OF 73



CPU FSB

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF 73



LAYOUT NOTE:
CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
20=27.4 OHM DIFFERENTIAL TRACE ROUTING.

LAYOUT NOTE:
PLACE R1100 AND R1101
WITHIN 1 INCH OF CPU W/ NO STUB

LAYOUT NOTE:
PROVIDE A TEST POINT (WITH NO STUB)
TO CONNECT A DIFFERENTIAL PROBE
BETWEEN VCCSENSE AND VSSSENSE

CPU Power & Ground

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	REV.
NONE	11	73	


CPU VCORE HF AND BULK DECOUPLING

3x 330uF. 32x 10uF 0603, 28x 1uF 0402
Intel recommends 32+28 but is evaluating 24+24


72 65 52 11 8 7 6 PPVCORE_S0_CPU

10uF 0603 = APN:138S0568 = MURATA, TAIYO, TDK, SAMSUNG


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU



LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU


Intel recommends 3x220uF @ 9mOHM

CPU VCORE VID CONNECTIONS

66 52 11 6 CPU_VID<0..6> MAKE_BASE=TRUE IMVP6_VID<0..6> 66

VCCA (CPU AVdd) DECOUPLING


72 54 27 26 22 11 8 7 6 PPV5_S0



LAYOUT NOTE:
PLACE C1281 NEAR PIN B34 OF U1000

VCCP (CPU I/O) DECOUPLING

23 21 19 18 17 16 15 14 13 12 11 10 9 8 7 6 PPV5_S0



LAYOUT NOTE:
PLACE C1290 CLOSE TO CPU
PLACE C1283-C1288 CLOSE TO FSB ADDRESS PINS
PLACE C1291-C1296 CLOSE TO FSB DATA PINS


CPU Decoupling & VID

SYNC_MASTER=MSASBAR SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7230 B.0.0

SCALE SHEET OF 73

8

7

6

5

4

3

2

1

D

D

C

C

B

B


A

A

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.

Use with 920-0451 adapter board to support CPU, NB & SB debugging.



← Direction of XDP module to edge of board
Please avoid any obstructions

eXtended Debug Port (XDP)
 SYNC_MASTER=M75 SYNC_DATE=01/24/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT		OF
NONE	13		73

8

7

6

5

4

3

2

1



NB CPU Interface
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		14	73

LVDS Disable

Can leave all signals NC if LVDS is not implemented. Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACA & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable




Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND. Can tie the following rails to GND: VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.

Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND. Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore). Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore). Tie VCC_AXG and VCC_AXG_NCTF to GND. Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL


SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces
SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Table with columns for SIZE, DRAWING NUMBER, SCALE, SHEET, OF, REV. Values: D, 051-7230, NONE, 15, OF, 73, B.0.0









NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMiX4 DMI x2 Select Low = DMiX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic GDT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent SDVO/PCIe x1 Low = Only SDVO or PCIe x16

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation



NB_CFG<8>: used for debug access

NB_CFG<13:12> require ICT access




NOTE: GMCH CL_PWROK input must be PMRWD signal for PP3V3_S0M, PP3V3_S0M0L, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CL_PWROK to PWR0K.

NB Misc Interfaces	
SYNC_MASTER=M70	SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	16	73





NB DDR2 Interfaces

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHEET 17	OF 73




NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.

NB Power 1
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		
NONE	18 OF 73		

Current numbers from Crestline EDS, doc #21749.



Current numbers from Crestline EDS, doc #21749.

NB Power 2


SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHEET 19	OF 73




NB Grounds
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	20		




These supplies are still needed even using external GPU



NB Standard Decoupling		
SYNC_MASTER=M70	SYNC_DATE=01/09/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHEET	OF	73
NONE	21		

Current numbers from Crestline EDS Addendum, doc



NOTE: This filter is required even if using only external graphics.
 VCCD_TVDC also powers internal thermal sensors.

Layout Note:
 These 2 caps should be
 within 6.35 mm of NB edge

Layout Note:
 These 4 caps should be
 within 6.35 mm of NB edge

Layout Note:
 These 11 caps should be
 within 6.35 mm of NB edge

PLACEMENT_NOTE=Place in GMCH cavity Place smaller caps as close as possible to NB pins.

Layout Note: Route to cap, then GND

Place C2226 close to Pins J47, L47

Place C2230 close to Pin L35

Place C2261 close to Pin D50

Place C2262 close to Pin J49

NEED TO FIND A "1#GH, 500MA, 78MOHM" INDUCTOR

WARNING VOLTAGE DROP
 (1.7V - 5.5V)
 80 mA


$V_{out} = 1.204V * (R_a + R_b) / R_b$
 $R_a || R_b$ should be 19Kohms

NB Graphics Decoupling


SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	22	73



HDA	
HDA_BIT_CLK	24.000MHz CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
AC2_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	23		



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT FU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = 1
 SPI_CS1# HAS INT FU (NOMINAL=20K, SIMULATION=15K-35K)


SB PCI, PCIe, DMI, USB

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



U2300 SB_ICH8M (4 OF 6)


Pin	Function	Signal	Notes
69 44 29	SMBUS_SB_SCL	AD21	SMBCLK
69 44 29	SMBUS_SB_SDA	AA17	SMBDATA
69 44	NC CLINK WLAN RESET L	AA16	LINKALERT*
69 44	SMBUS_SB_M0_SCL	AB16	SMLINK0
69 44	SMBUS_SB_M0_SDA	AC16	SMLINK1
25 6	PM_RI_L	AD15	RI*
43 41 6	PM_SUS_STAT_L	D4	SUS_STAT*/LPCPD*
41 28 6	PM_SYSRST_L	AC13	SYS_RESET*
16 6	PM_HMBUSY_L	AD7	HMBUSY*/GPIO0
43 25 6	FRANKCARD_GPIO	AA18	SMBALERT*/GPIO11
		AD19	STP_PCI*/GPIO15
		AC15	STP_CPU*/GPIO25
		AA7	CLKRUN*/GPIO32
		AD17	WAKE*
		W9	SERIRQ
	PM_THRM_L	AB8	THRM*
28 9 6	VR_PWRGD_CK505	AB14	VRMPWRGD
	TP_SB_TP7	AC19	TP7
25 6	PCI_PME_FW_L	AA5	TACH1/GPIO1
	TP_SB_GPIO6	Y5	TACH2/GPIO6
		AB5	TACH3/GPIO7
		W12	GPIO8
	NC_SB_GPIO17	Y6	TACH0/GPIO17
	SB_GPIO18	AD6	GPIO18
	TP_SB_GPIO20	AC7	GPIO20
	NC_SB_GPIO27	AD22	QRT_STATE0/GPIO27
25 6	FWH_MFG_MODE	Y14	QRT_STATE1/GPIO28
	NC_SB_SATA_CLKREQ_L	AB9	SATACLKREQ*/GPIO35
	SB_SLOAD	AC5	SLOAD/GPIO38
		AB6	SDATAOUT0/GPIO39
		AC6	SDATAOUT1/GPIO48
	SB_SPKR	AD2	SPKR
16 6	NB_SB_SYNC_L	AA8	MCH_SYNC*
	TP_SB_TP3	AD16	TP3

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MMQOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

LAYOUT NOTE:
PLACE R2511-16 WHERE PHYSICALLY ACCESSIBLE

SB Pwr Mgt, GPIO, Clink
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		25	73



SB Power & Ground

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		26	73



SB Decoupling

SYNC_MASTER=M70 SYNC_DATE=02/01/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.




SB Misc
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		73
NONE	28		



CLK Termination




FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	1	166M
* 0	1	0	200M
1	1	0	400M
1	1	1	Resrvd
1	0	1	100M
1	0	0	333M

NOSTUFF R3082, R3086, R3090
 FOR MANUAL CPU FREQUENCY
 CPU speed is currently set to 200MHz

Clock Termination
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		REV.
NONE	30 73		



DDR2 DRAM Channel A
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE: D SCALE: NONE	DRAWING NUMBER: 051-7230 SHEET: 31 OF 73	REV.: B.0.0
----------------	------------------------	---	-------------



DDR2 DRAM Channel B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHEET 32	OF 73

8

7

6

5

4

3



2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
BOMOPTION shown at the top of each group applies to every part below it

MEM CLOCK TERMINATION

Place one resistor at each end of Y split



LAYOUT NOTE: PLACE ONE CAP CLOSE TO EVERY TWO PULLUP RESISTORS TERMINATED TO PP0V9_S0_MEM_TERM

Memory Active Termination


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	33	73

8

7

6


5

4

3

2

1



APPROXIMATE CAP ARRANGEMENT






TWO 0402 CAPS ALONG PACKAGE EDGE

THREE 0603 CAPS SPREAD TO COVER ALL 8 PARTS


COLUMN OF THREE 0402 CAPS BETWEEN PACKAGES

DDR2 BYPASSING 1
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHEET		OF
NONE	34		73




APPROXIMATE CAP ARRANGEMENT



DDR2 BYPASSING 2
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT		OF
NONE	35		73

M93 WIRELESS AIRPORT & BT CONNECTOR



APN: 516S0580

70 36 24 6	PCIE_E_D2R_N	PCIE_E_D2R_N	MAKE_BASE=TRUE	24 36 70
70 36 24 6	PCIE_E_D2R_P	PCIE_E_D2R_P	MAKE_BASE=TRUE	24 36 70
70 36 24 6	PCIE_E_R2D_C_N	PCIE_E_R2D_C_N	MAKE_BASE=TRUE	24 36 70
70 36 24 6	PCIE_E_R2D_C_P	PCIE_E_R2D_C_P	MAKE_BASE=TRUE	24 36 70

Wireless M93 Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		REV.
NONE	36 OF 73		

Micro DVI, USB, to RIO Hatch Assembly



516S0632


Audio Connector



516S0350

Hatch and Audio Connectors
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	37		



PATA HDD CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		
NONE	38 OF 73		

8

7

6

5

4

3

2

1

D

D

C

C

B



B

A

A

USB 2.0 CONNECTOR

CONNECT TO 5V S5 or S3 PER LAYOUT




CURRENT LIMIT TO 1.5A CONTINUOUS

R4650




CRITICAL
L4602
FERR-120-OHM-3A

PP5V_S3_USB2_EXT_A_F
MIN_LINE_WIDTH=0.5MM
MIN_TRACE_WIDTH=0.2MM
VOLTAGE=5V



ROUTE USB DATA LINES AS DIFFERENTIAL PAIRS

CRITICAL
D4600
RCLAMP0502B




LAYOUT NOTE: C4602 IS AN EMC BY-PASS CAP FOR J4200

CONNECT TO RIO CONNECTOR J4200

USB/SMC MUX

PP3V42_G3H

R4675



SMC_RX_L

SMC_TX_L

USB2_EXT_A_P

USB2_EXT_A_N



USB_DEBUGPRT_EN_L

SEL=0 CHOOSE SMC
SEL=1 CHOOSE USB

USB2_MUXED_EXT_A_P
USB2_MUXED_EXT_A_N

USB EXTERNAL CONNECTORS		
SYNC_MASTER=M70	SYNC_DATE=01/09/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	39		

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C


B

B



A

A

IPD Connector



Power Button Inverter



IPD Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE		SHT	OF
NONE		40	73

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SMC

D

D

C





C

B


B

A

A



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		41	73

8

7

6

5


4

3

2

1


SMC Reset Button / Brownout Detect



Silk: "SMC RST"
Place R5001 on bottom side near board edge

Q5030 will pull down SMC_MANUAL_RST_L in the event of a keyboard SMC Reset generated when left shift, option, and control and the power button is depressed.


SMC 1.05V to 3.3V Level Shifting




- 56 41 6 RSMRST_PWRGD R5094 1 2 100K
- 42 41 40 7 6 SMC_ONOFF_L R5095 1 2 100K
- 43 41 39 6 SMC_TX_L R5080 1 2 10K
- 43 41 39 6 SMC_RX_L R5081 1 2 100K
- 43 41 6 SMC_TMS R5097 1 2 10K
- 43 41 6 SMC_TDO R5085 1 2 10K
- 43 41 6 SMC_TDI R5086 1 2 10K
- 43 41 6 SMC_TCK R5087 1 2 10K
- 41 6 PM_LAN_PWRGD R5090 1 2 10K
- 41 6 SMC_PF3 R5091 1 2 10K
- 50 41 7 6 SYS_ONEWIRE R5082 1 2 2.0K
- 50 42 41 7 6 SMC_BS_ALRT_L R5083 1 2 470K
- 41 6 SMC_ODD_DETECT R5049 1 2 10K
- 59 50 41 6 SMC_BC_ACOK R5084 1 2 10K
- 41 40 7 6 SMC_LID R5073 1 2 100K

- R5006 1 2 100K PM_SLP_S5_L 6 25 41
- R5092 1 2 10K SMC_CASE_OPEN 6 41
- R5096 1 2 10K SMC_ADAPTER_EN 6 9 36 41
- R5093 1 2 10K SMC_BATT_CHG_EN 6 41


Debug Power Button




SMC Crystal Circuit




SMC 3.3V to 1.05V Level Shifting




Battery Pack Status



SMC AVREF Supply




3.3V TO PBUS LEVEL SHIFTING




SMC SUPPORT
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	42		



LPC+SPI Debug Connector
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		
NONE	43 OF 73		



SMBUS CONNECTIONS

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		
NONE	44 OF 73		

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A


ACIN VOLTAGE SENSE



GPU VOLTAGE SENSE



PBUS VOLTAGE SENSE



Voltage Sensors

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0

SCALE	SHT	OF
NONE	45	73

8

7

6

5


4

3

2


1

REMOTE TEMP AT HEAT SPREADER




APN: 518S0354

CPU THERMAL DIODE




LOCAL TEMP NEAR POWER SUPPLIES



TEMPERATURE SENSORS	
SYNC_MASTER=M70	SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		46	73

FAN CONNECTOR



Fan

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7230	REV. B.0.0
	SCALE NONE	SHT 47	OF 73

SUDDEN MOTION SENSOR




I2C addresses:

ADDR low => 0x30, 0x31


ADDR high => 0x32, 0x33

Alias SCL/SDA to GND if using analog outputs only

Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:



Sudden Motion Sensor (SMS)

SYNC_MASTER=076_MLB SYNC_DATE=01/12/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	48	73


SPI ROM



SPI ROMs
 SYNC_MASTER=WFERRY SYNC_DATE=04/26/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		
NONE	49 OF 73		

DC-JACK INTERFACE



OneWire OVP


BATTERY INTERFACE



DC-In & Battery Connectors
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT OF		
NONE	50 OF		73

S0 FETS & POWER SEQUENCING & PGOOD




S0 FETS & Power Sequencing
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	51		

STUFF R7013,R7014 and UNSTUFF U7002,C7001,C7002 TO USE WIRE-AND OF ALL PGOODs INSTEAD OF TPS3808

IMVP6 CPU VCore Regulator



NOTE 1: C7132, C7133 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED


Pin	Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
52	IMVP6_PHASE	1.5 MM	0.20 MM
52	IMVP6_BOOT	0.25 MM	0.20 MM
52	IMVP6_UGATE	1.5 MM	0.20 MM
52	IMVP6_LGATE	1.5 MM	0.20 MM

Pin	Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
52	IMVP6_OCSET	0.25 MM	0.20 MM
52	IMVP6_VSUM	0.25 MM	0.20 MM
52	GND_IMVP6_SGND	0.50 MM	0.20 MM
52	PFVCCORE_S0_CPU	0.25 MM	0.20 MM
52	IMVP6_DROOP	0.25 MM	0.20 MM
52	IMVP6_DFB	0.25 MM	0.20 MM
52	IMVP6_SOFT	0.25 MM	0.20 MM
52	IMVP6_RBIAS	0.25 MM	0.20 MM
52	IMVP6_VDIFF	0.25 MM	0.20 MM
52	IMVP6_FB	0.25 MM	0.20 MM
52	IMVP6_COMP	0.25 MM	0.20 MM
52	IMVP6_VW	0.25 MM	0.20 MM
52	IMVP6_PVCC	0.25 MM	0.20 MM
52	IMVP6_COMP_R	0.25 MM	0.20 MM
52	IMVP6_COMP_RC	0.25 MM	0.20 MM
52	IMVP6_FB_RC	0.25 MM	0.20 MM
52	IMVP6_VDIFF_RC	0.25 MM	0.20 MM

IMVP6 CPU VCore Regulator
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	D	DRAWING NUMBER	051-7230	REV.	B.0.0
	SCALE	NONE	SHT	52	OF	73

RENDER VCORE POWER SUPPLY



PWM FREQ. = 400kHz
MAX CURRENT = 13A (inductor limit)

R7219 sets maximum current measured by PMON
Rpmnfs = (Imax x 0.008 Ohm)/1.1uA
Imax = 12.8A, Rpmnfs = 93.1kOhms

NOTE: VID<4> is tied to GND

VID	4	3	2	1	0	VOLTAGE
VID	0	0	0	0	0	1.250V
VID	0	0	0	0	1	1.225V
VID	0	0	0	0	10	1.200V
VID	0	0	0	1	1	1.175V
VID	0	0	1	0	0	1.150V
VID	0	0	1	0	1	1.125V
VID	0	0	1	1	0	1.100V
VID	0	0	1	1	1	1.075V
VID	0	1	0	0	0	1.050V
VID	0	1	0	0	1	1.025V
VID	0	1	0	1	0	1.000V
VID	0	1	0	1	1	0.975V
VID	0	1	1	0	0	0.950V
VID	0	1	1	0	1	0.925V
VID	0	1	1	1	0	0.900V
VID	0	1	1	1	1	0.875V

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
GCORE_SW	0.6 MM	0.20 MM
GCORE_BST	0.3 MM	0.20 MM
GCORE_DRVH	0.6 MM	0.20 MM
GCORE_DRVL	0.6 MM	0.20 MM
GCORE_BST_D	0.3 MM	0.20 MM
GND_GCORE_PGND	0.6 MM	0.20 MM
GCORE_VDC_DIV	0.3 MM	0.20 MM
GCORE_RAMP	0.3 MM	0.20 MM
GCORE_CLIM	0.3 MM	0.20 MM
GCORE_SS	0.3 MM	0.20 MM
GCORE_ST	0.3 MM	0.20 MM
GCORE_SW_R	0.6 MM	0.20 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
GCORE_CSCOMP	0.3 MM	0.20 MM
GCORE_CSFB	0.3 MM	0.20 MM
GCORE_LLINE	0.3 MM	0.20 MM
GCORE_RT	0.3 MM	0.20 MM
GFX_VR_EN	0.3 MM	0.20 MM
GCORE_COMP	0.3 MM	0.20 MM
GCORE_FB	0.3 MM	0.20 MM
GCORE_FBRTN	0.3 MM	0.20 MM
GCORE_PMON	0.3 MM	0.20 MM
GCORE_PMONFS	0.3 MM	0.20 MM
GCORE_RPM	0.3 MM	0.20 MM
GCORE_VRPM	0.3 MM	0.20 MM
GCORE_FB_R	0.3 MM	0.20 MM


ROUTE AS DIFF PAIR TO NB GFX VCC AND GND FOR REMOTE SENSING

Render VCore Supplies
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		53	73

1.5V/1.05V POWER SUPPLY

State	PM_SLP_S3_L	PP1V5_S0	PP1V05_S0
S0	HIGH	1.5V	1.05V
S3/S5/G3Hot	LOW	0.0V	0.00V




1.5V/1.05V Supplies
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		54	73

1.8V/0.9V POWER SUPPLY

State	PM_S4_STATE_L	PM_SLP_S3_L	PP1V8_S3	PP0V9_S0
S0	HIGH	HIGH	1.8V	0.9V
S3	HIGH	LOW	1.8V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V

$$V_{out} = 0.75V * (1 + R_a / R_b)$$



PWM FREQ. = 400 kHz
MAX CURRENT = 11A
(inductor limited)

1.8V/0.9V Supplies
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHEET		OF
NONE	55		73

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$$V_{out} = 1V * (1 + R_a / R_b)$$

$$5.106V = 1V * (1 + 20K / 4.87K)$$




Routing Note:
The discharge path (VO1) should have a dedicated trace to the output cap;

Routing Note:
The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
put 6 vias under the thermal pad (pin 33)

PWM FREQ. = 280 kHz
MAX CURRENT = 6.0A
(inductor limited)

PWM FREQ. = 430 kHz
MAX CURRENT = 7.8A
(OCP setting limited)



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682, C7680	KEMET T520V336M016AT0457610
128S0093	128S0092	?	C7640	KEMET T520V336M016AT0457610


Placement Note:
R7601, C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 close to U7600 pin 19.
R7605, R7603 close to U7600.

5V/3.3V Supplies
 SYNC_MASTER=M70 SYNC_DATE=02/01/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC. DRAWING NUMBER: D 051-7230 REV. B.0.0
 SCALE: NONE SHEET: 56 OF 73

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.25V S0 REGULATOR




3.42V/1.25V Switcher
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		57	73

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL

1.8V S3 RUN/SS CONTROL



MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.051 A

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	65 mOhm @2.5V
LOADING	0.098 A

S3 FET & S3/S5 Control
 SYNC_MASTER=M70 SYNC_DATE=02/01/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	58	73


PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz
 MAX CURRENT = ??A
 (??? limited)



AMON PULLDOWN LOGIC




BATTERY CHARGING



TO BATTERY

PBUS Supply/Battery Charger
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	NONE	SHT	OF
		59	73



LCD + CAMERA CONNECTOR

PLACE FILTERS AND CAPS NEAR PINS ON CONNECTOR

LVDS REFERENCE CURRENT, 2.37K OHM PULL DOWN RESISTOR NEEDED


PLACE NEAR NB

MIC CONNECTOR

APN: 518S0356

LVDS, Camera Conn. and ALS Conn.
 SYNC_MASTER=GPU SYNC_DATE=06/23/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	60		



PLACE THESE CAPS NEAR NB

HOST SERIAL DATA RECEIVER CORE

CONFIGURATION / PROGRAMMING

I2C MASTER

DIFFERENTIAL SIGNAL DATA

LOCAL I2C

FACTORY TEST MODE

SDVO CTRLCLK

SDVO CTRLDATA

SDVO/TMDS Tx
 SYNC_MASTER=GRAPHIC SYNC_DATE=06/06/2005


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHEET	OF	
NONE	61	73	

U9200
SIL1392
QFN

1	TMDS TX N<0>	22	TX0-
2	TMDS TX P<0>	23	TX0+
3	TMDS TX N<1>	25	TX1-
4	TMDS TX P<1>	26	TX1+
5	TMDS TX N<2>	28	TX2-
6	TMDS TX P<2>	29	TX2+
7	TMDS TX CLK N	19	TXC-
8	TMDS TX CLK P	20	TXC+
9	TMDS EXT SWING	16	EXT_SWING
10	TMDS SDR N	52	SDR-
11	TMDS SDR P	51	SDR+
12	TMDS SDG N	55	SDG-
13	TMDS SDG P	54	SDG+
14	TMDS SDB N	58	SDB-
15	TMDS SDB P	57	SDB+
16	TMDS SDC N	61	SDC-
17	TMDS SDC P	60	SDC+
18	SDI-	47	SDI-
19	SDI+	46	SDI+
20	EXT_RES	49	EXT_RES
21	TEST	44	TEST

SST8051 microcontroller for HDCP support



HDCP uController

SYNC_MASTER= _____ SYNC_DATE= _____

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

NB VIDEO ALIASES




Video Connectors

TMDS(MICRO DVI) INTERFACE
EXTERNAL VIDEO (VGA) INTERFACE

Isolation required for DVI power switch

A 1.3K OHM 1% RESISTOR IS REQUIRED BETWEEN CRT_IREF AND GROUND




Place components near J4200 unless otherwise noted

DVI CONNECTIONS
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	73
NONE	63		

LED Backlight Driver



LED Backlight Driver

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	64	73

8

7

6

5

4

3

2



1

ADDITIONAL CPU VCORE HF DECOUPLING

40x 1uF 0402

ADDITIONAL GPU VCORE HF DECOUPLING

18x 1uF 0402



Additional CPU/GPU Decoupling

SYNC_MASTER- SYNC_DATE-


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	65	73

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include FSB_55S and FSB_DSTB_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FSB_4MIL, FSB_9MIL, FSB_DATA, FSB_DATA2DATA, FSB_DSTB, FSB_DATA2DSTB, FSB_ADDR, FSB_ADDR2ADDR, FSB_ADSTB, FSB_ADDR2ADSTB, FSB_COMMON.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include FSB_ADDR, FSB_ADDR2ADSTB, FSB_DATA, FSB_DATA2DATA, FSB_DATA2DSTB.

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_27P4S, CPU_55S, CPU_70D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_2T01, CPU_COMP, CPU_GTLREF, CPU_ITP, CPU_VCCSENSE, CPU_THERMD.

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties


Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various nets such as FSB ADS L, FSB BNR L, FSB_BPRI L, FSB_BREQ0 L, FSB_DBSY L, FSB_DEFER L, FSB_DPWR L, FSB_DRY L, FSB_HIT L, FSB_HITM L, FSB_LOCK L, FSB_RS L<2..0>, FSB_TRDY L, FSB_CPUREST_L, FSB_DATA_GROUP0, FSB_DATA_GROUP1, FSB_DATA_GROUP2, FSB_DATA_GROUP3, FSB_ADDR_GROUP0, FSB_ADDR_GROUP1, FSB_ADDR_GROUP2, FSB_ADDR_GROUP3, CPU_IERR_L, CPU_FERR_L, CPU_PROCHOT_L, CPU_FWRGD, CPU_INTR, CPU_NMI, CPU_A20M_L, CPU_DPSLP_L, CPU_IGNNE_L, CPU_INIT_L, CPU_SMI_L, CPU_STPCLK_L, PM_THRMTRIP_L, FSB_CPUSLP_L, FM_DPRSLEVR, IMVP_DPRSLEVR, CPU_BSEL0, CPU_BSEL1, CPU_BSEL2, CPU_DPRSTP_L, CPU_GTLREF, CPU_COMP, CPU_COMP3, CPU_COMP2, CPU_COMP1, CPU_COMP0, XDP_TDI, XDP_TDO, XDP_TMS, XDP_TCK, XDP_TRST_L, XDP_BPM_L<4..0>, XDP_BPM_L<5>, XDP_CLK_P, XDP_CLK_N, XDP_CPURST_L, CPU_VID<6..0>, IMVP6_VID<6..0>, CPU_VCCSENSE, CPU_VCCSENSE_P, CPU_VCCSENSE_N, IMVP6_VSEN_P, IMVP6_VSEN_N, CPU_THERMD_P, CPU_THERMD_N.

CPU/FSB Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7230 B.0.0

SCALE NONE SHEET 66 OF 73

8

7

6

5

4

3

2

1

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
PCIE_R2D_2_PCIE_R2D	*	0.228 MM	?
PCIE_D2R_2_PCIE_D2R	*	0.228 MM	?
PCIE_R2D_2_PCIE_D2R	*	0.300 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_N2S_2_DMI_N2S	*	0.228 MM	?
DMI_S2N_2_DMI_S2N	*	0.228 MM	?
DMI_N2S_2_DMI_S2N	*	0.300 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_R2D	PCIE_R2D	*	PCIE_R2D_2_PCIE_R2D
PCIE_D2R	PCIE_D2R	*	PCIE_D2R_2_PCIE_D2R
PCIE_R2D	PCIE_D2R	*	PCIE_R2D_2_PCIE_D2R

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_N2S_2_DMI_N2S
DMI_S2N	DMI_S2N	*	DMI_S2N_2_DMI_S2N
DMI_N2S	DMI_S2N	*	DMI_N2S_2_DMI_S2N

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_R2D	PWR	*	BUS2PWR_GND
PCIE_R2D	GND	*	BUS2PWR_GND
PCIE_D2R	PWR	*	BUS2PWR_GND
PCIE_D2R	GND	*	BUS2PWR_GND
DMI_N2S	PWR	*	BUS2PWR_GND
DMI_N2S	GND	*	BUS2PWR_GND
DMI_S2N	PWR	*	BUS2PWR_GND
DMI_S2N	GND	*	BUS2PWR_GND
LVDS	PWR	*	BUS2PWR_GND
LVDS	GND	*	BUS2PWR_GND
TMDS	PWR	*	BUS2PWR_GND
TMDS	GND	*	BUS2PWR_GND

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TMDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?
LVDS2LVDS	*	0.300 MM	?
TMDS	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC
LVDS	LVDS	*	LVDS2LVDS

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
PEG_R2D	PCIE_100D	PCIE_R2D	PEG_R2D P<15..0>
	PCIE_100D	PCIE_R2D	PEG_R2D N<15..0>
	PCIE_100D	PCIE_R2D	PEG_R2D C P<15..0>
	PCIE_100D	PCIE_R2D	PEG_R2D C N<15..0>
PEG_D2R	PCIE_100D	PCIE_D2R	PEG_D2R P<15..0>
	PCIE_100D	PCIE_D2R	PEG_D2R N<15..0>
	PCIE_100D	PCIE_D2R	PEG_D2R C P<15..0>
	PCIE_100D	PCIE_D2R	PEG_D2R C N<15..0>
DMI_N2S	DMI_100D	DMI_N2S	DMI_N2S P<3..0>
	DMI_100D	DMI_N2S	DMI_N2S N<3..0>
DMI_S2N	DMI_100D	DMI_S2N	DMI_S2N P<3..0>
	DMI_100D	DMI_S2N	DMI_S2N N<3..0>
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA F P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA F N<2..0>
LVDS_A_DATA3	LVDS_100D	LVDS	NC LVDS A DATA P3
LVDS_A_DATA3	LVDS_100D	LVDS	NC LVDS A DATA N3
LVDS_B_CLK	LVDS_100D	LVDS	NC LVDS B CLK P
LVDS_B_CLK	LVDS_100D	LVDS	NC LVDS B CLK N
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>
LVDS_B_DATA3	LVDS_100D	LVDS	NC LVDS B DATA P3
LVDS_B_DATA3	LVDS_100D	LVDS	NC LVDS B DATA N3
LVDS_IBG	LVDS_100D	LVDS	LVDS_IBG
CRT_TV0_IREF	CRT_50S	CRT	CRT TV0 IREF
CRT_RED	CRT_50S	CRT	CRT RED
CRT_GREEN	CRT_50S	CRT	CRT GREEN
CRT_BLUE	CRT_50S	CRT	CRT BLUE
CRT_SYNC	CRT_55S	CRT_SYNC	CRT HSYNC R
CRT_SYNC	CRT_55S	CRT_SYNC	CRT VSYNC R
TV_A_DAC	CRT_50S	TVDAC	TV A DAC
TV_B_DAC	CRT_50S	TVDAC	TV B DAC
TV_C_DAC	CRT_50S	TVDAC	TV C DAC
EXT_COMEVID_B	CRT_50S	CRT	EXT_COMEVID B
EXT_Y_G	CRT_50S	CRT	EXT_Y_G
EXT_C_R	CRT_50S	CRT	EXT_C_R
VGA_R	CRT_50S	CRT	VGA R
VGA_G	CRT_50S	CRT	VGA G
VGA_B	CRT_50S	CRT	VGA B
	PCIE_100D	PCIE_R2D	TMDS SDB P
	PCIE_100D	PCIE_R2D	TMDS SDB N
	PCIE_100D	PCIE_R2D	TMDS SDC P
	PCIE_100D	PCIE_R2D	TMDS SDC N
	PCIE_100D	PCIE_R2D	TMDS SDG P
	PCIE_100D	PCIE_R2D	TMDS SDG N
	PCIE_100D	PCIE_R2D	TMDS SDR P
	PCIE_100D	PCIE_R2D	TMDS SDR N
	TMDS_100D	TMDS	TMDS TX CLK P
	TMDS_100D	TMDS	TMDS TX CLK N
	PCIE_100D	PCIE_D2R	TMDS INT P
	PCIE_100D	PCIE_D2R	TMDS INT N
	TMDS_100D	TMDS	TMDS TX_CONN_CLK P
	TMDS_100D	TMDS	TMDS TX_CONN_CLK N
	TMDS_100D	TMDS	TMDS CONN P<3..0>
	TMDS_100D	TMDS	TMDS CONN N<3..0>
	TMDS_100D	TMDS	TMDS TX P<3..0>
	TMDS_100D	TMDS	TMDS TX N<3..0>
	SDB_55S	SDB	TMDS DDC_SCL
	SDB_55S	SDB	TMDS DDC_SDA

NB Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7230 REV. B.0.0

SCALE: NONE SHT: 67 OF 73

DDR2 Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW_ROUTE_ON_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_45S, MEM_55S, MEM_87D, MEM_85D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2MEM, MEM_CTRL2CTRL, MEM_CTRL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DATA2DATA, MEM_DATA2MEM, MEM_DQS2MEM, MEM_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CMD, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_CMD.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CTRL, MEM_CTRL, MEM_CTRL, MEM_CTRL, MEM_CTRL.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_CMD.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_CMD.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DQS, MEM_DQS, MEM_DQS, MEM_DQS, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CTRL, MEM_CTRL, MEM_CTRL.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Need to support MEM-* style wildcards!

Memory Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Lists various memory nets like MEM_CLK, MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_DM0-7, MEM_DQS0-7 for banks A and B.

Memory Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. logo and drawing information: DRAWING NUMBER D 051-7230, REV. B.0.0, SCALE NONE, SHEET 68 OF 73.

Disk Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include IDE_55S, SATA_55S, and SATA_100D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include IDE and SATA.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include USB_60S and USB_90D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB and USB_2CLK.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include USB and USB.

Internal Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SMB_55S and SPI_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SMB and SPI.

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

Large table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, and constraint names like IDE_PDD<15..0>, SATA_A_R2D, etc.

SB Constraints (1 of 2)
SYNC_MASTER=T9 SYNC_DATE=01/30/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PCI Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row 1: PCI_55S, *, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =STANDARD, =STANDARD.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows: PCI (*, =2:1_SPACING, ?), PCIE_R2D (*, =PCIE, ?), PCIE_D2R (*, =PCIE, ?), PCIE_9MIL (*, 0.228 MM, ?), PCIE_12MIL (*, 0.300 MM, ?).

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows: PCIE_R2D (PCIE_R2D, *, PCIE_9MIL), PCIE_D2R (PCIE_D2R, *, PCIE_9MIL), PCIE_D2R (PCIE_R2D, *, PCIE_12MIL).

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows: LAN_55S (*, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =STANDARD, =STANDARD), ENET_100D (*, =100_OHM_DIFF, =100_OHM_DIFF, =100_OHM_DIFF, =100_OHM_DIFF, =100_OHM_DIFF, =100_OHM_DIFF, =100_OHM_DIFF), GLAN_100D (*, =100_OHM_DIFF, =100_OHM_DIFF, =100_OHM_DIFF, =100_OHM_DIFF, =100_OHM_DIFF, =100_OHM_DIFF, =100_OHM_DIFF).

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows: ENET_CLK (*, =2.5:1_SPACING, ?), ENET_GLAN (*, 20 MILS, ?), ENET_LAN (*, =1.5:1_SPACING, ?), ENET_MDI (*, 25 MILS, ?).

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows: CLINK_55S (*, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =55_OHM_SE, =STANDARD, =STANDARD), CLINK_12MIL (*, =STANDARD, 12 MILS, 5 MILS, 300 MILS, =STANDARD, =STANDARD).

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows: CLINK (*, =1.8:1_SPACING, ?), CLINK_VREF (*, 12 MILS, ?).

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various electrical constraints such as PCI_AD<18..0>, PCI_AD19, PCI_AD20, etc., with their respective layer and spacing values.

SB Constraints (2 of 2)

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

Table with 3 columns: DRAWING NUMBER, SCALE, REV. Row 1: D, 051-7230, B.0.0. Row 2: NONE, 70 OF 73.

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	PWR	*	BUS2PWR_GND
CLK_FSB	GND	*	BUS2PWR_GND
CLK_PCIE	PWR	*	BUS2PWR_GND
CLK_PCIE	GND	*	BUS2PWR_GND
CLK_MED	PWR	*	BUS2PWR_GND
CLK_MED	GND	*	BUS2PWR_GND

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY
	PHYSICAL	SPACING	
CK505_CPU	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P 6 10 29 30 71
CK505_CPU	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N 6 10 29 30 71
CK505_NB	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P 6 14 29 30 71
CK505_NB	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N 6 14 29 30 71
CK505_ITP	CLK_FSB_100D	CLK_FSB	XDP_CLK_P 6 7 13 29 30 66 71
CK505_ITP	CLK_FSB_100D	CLK_FSB	XDP_CLK_N 6 7 13 29 30 66 71
CK505_PCF0	CLK_MEM_55S	CLK_MEM	CK505 PCIF0 CLK ITPEN
CK505_PCF1	CLK_MEM_55S	CLK_MEM	CK505 PCIF1 CLK 6 29 30
CK505_PCF2	CLK_MEM_55S	CLK_MEM	CK505 PCIF2 CLK
CK505_PCF3	CLK_MEM_55S	CLK_MEM	CK505 PCIF3 CLK 6 29 30
CK505_PCF4	CLK_MEM_55S	CLK_MEM	CK505 PCIF4 CLK
CK505_PCF5	CLK_MEM_55S	CLK_MEM	CK505 PCIF5 CLK FCTSEL
(CPU_BSEL0)	CLK_MEM_55S	CLK_MEM	CK505 48M FSA
(CPU_BSEL2)	CLK_MEM_55S	CLK_MEM	CK505 REF0 FSC
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_P 6 9 16 29 30 71
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_N 6 9 16 29 30 71
CK505_DPLSS	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLSS_P 6 9 16 29 30 71
CK505_DPLSS	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLSS_N 6 9 16 29 30 71
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505 SRC1_P
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505 SRC1_N
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P 6 24 29 30 71
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N 6 24 29 30 71
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505 SRC3_P
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505 SRC3_N
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505 SRC4_P
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505 SRC4_N
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P 6 16 29 30 71
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N 6 16 29 30 71
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P 6 29 30 36 71
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N 6 29 30 36 71
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505 SRC7_P
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505 SRC7_N
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505 SRC8_P
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505 SRC8_N
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P 6 10 29 30 71
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N 6 10 29 30 71
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P 6 14 29 30 71
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N 6 14 29 30 71
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P 6 7 13 29 30 66 71
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N 6 7 13 29 30 66 71
(CK505_PCF0)	CLK_MEM_55S	CLK_MEM	PCI_CLK33M_LPCPLUS 6 30 43
(CK505_PCF1)	CLK_MEM_55S	CLK_MEM	PCI_CLK33M_SB 6 24 30
(CK505_PCF1)	CLK_MEM_55S	CLK_MEM	PCI_CLK33M_FW
(CK505_PCF2)	CLK_MEM_55S	CLK_MEM	PCI_CLK33M_TPM
(CK505_PCF3)	CLK_MEM_55S	CLK_MEM	PCI_CLK33M_SMC 6 30 41
(CK505_PCF4)	CLK_MEM_55S	CLK_MEM	CK505 PCI4 is project-specific
(CK505_PCF5)	CLK_MEM_55S	CLK_MEM	CK505 PCI5 is project-specific
(CPU_BSEL0)	CLK_MEM_55S	CLK_MEM	SB_CLK48M_USBCTRL 6 25 30
(CPU_BSEL2)	CLK_MEM_55S	CLK_MEM	SB_CLK14P3M_TIMER 6 25 30
(CPU_BSEL0)	CLK_MEM_55S	CLK_MEM	CK505 FSA 6 30
(CPU_BSEL2)	CLK_MEM_55S	CLK_MEM	CK505 FSC 6 30
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_P 6 9 16 29 30 71
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_N 6 9 16 29 30 71
CK505_DPLSS	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLSS_P 6 9 16 29 30 71
CK505_DPLSS	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLSS_N 6 9 16 29 30 71
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P 6 24 29 30 71
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N 6 24 29 30 71
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_P
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_N
CK505_SRC4	SATA_100D	GND	SB_CLK100M_SATA_P
CK505_SRC4	SATA_100D	GND	SB_CLK100M_SATA_N
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P 6 16 29 30 71
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N 6 16 29 30 71
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P 6 29 30 36 71
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N 6 29 30 36 71
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505 SRC7 is project-specific
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL 6 7 36 40 41 44
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA 6 7 36 40 41 44
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA
SMBUS_SMC_O_S0_SCL	SMB_55S	SMB	SMBUS_SMC_O_S0_SCL 6 7 41 44 50
SMBUS_SMC_O_S0_SDA	SMB_55S	SMB	SMBUS_SMC_O_S0_SDA 6 7 41 44 50
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL 6 7 41 44 50 55
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA 6 7 41 44 50 55
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL 6 41 44 48
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA 6 41 44 48

Clock & SMC Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	71	73



SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR	*	=STANDARD	?
BUS2PWR_GND	*	0.228 MM	?

M82 Power and Ground Nets

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	B.0.0
SCALE	SHT	OF	
NONE	72	73	

M82 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, BOTTOM			NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.100 MM	0.076 MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
27P4_OHM_SE	ISL2, ISL4, ISL5	Y	0.215 MM	0.215 MM			
27P4_OHM_SE	ISL10, ISL11, ISL13	Y	0.215 MM	0.215 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.290 MM	0.290 MM			
45_OHM_SE	ISL2, ISL4, ISL5	Y	0.091 MM	0.091 MM			
45_OHM_SE	ISL10, ISL11, ISL13	Y	0.091 MM	0.091 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.235 MM	0.235 MM			
50_OHM_SE	ISL2, ISL4, ISL5	Y	0.070 MM	0.070 MM			
50_OHM_SE	ISL10, ISL11, ISL13	Y	0.070 MM	0.070 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.190 MM	0.190 MM			
55_OHM_SE	ISL2, ISL4, ISL5	Y	0.070 MM	0.070 MM	55OHM SE ON INTERNAL LAYERS NOT ACHIEVABLE IN M82 STACKUP USING 50OHM SE		
55_OHM_SE	ISL10, ISL11, ISL13	Y	0.070 MM	0.070 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	TOP, BOTTOM	Y	0.310 MM	0.310 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.132 MM	0.132 MM		0.200 MM	0.200 MM
70_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.132 MM	0.132 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	TOP, BOTTOM	Y	0.230 MM	0.230 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.090 MM	0.090 MM		0.200 MM	0.200 MM
85_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.090 MM	0.090 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
87_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
87_OHM_DIFF	TOP, BOTTOM	Y	0.220 MM	0.220 MM		0.180 MM	0.180 MM
87_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.082 MM	0.082 MM		0.200 MM	0.200 MM
87_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.082 MM	0.082 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	TOP, BOTTOM	Y	0.190 MM	0.190 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
90_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.170 MM		0.205 MM	0.205 MM
100_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM
100_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
111_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.28:1_SPACING	*	0.228 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NB_STATIC	*	=STANDARD	?

M82 Rule Definitions

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	B.0.0
SCALE	SHT	OF
NONE	73	73