

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2010-07-22

SCHEM, MLB DVT, K99

07/22/10


Page	Contents	Sync
1	Table of Contents	
2	System Block Diagram	K16_MLB 12/11/2009
3	Power Block Diagram	K16_MLB 12/11/2009
4	K99 BOM Variants	K16_MLB 12/11/2009
5	BOM Configuration	K16_MLB 07/20/2009
6	Revision History	K16_MLB 01/19/2009
7	FUNCTIONAL TEST	K16_MLB 12/11/2009
8	Power Aliases	K16_MLB 12/11/2009
9	SIGNAL ALIAS	K16_MLB 12/11/2009
10	CPU FSB	K16_MLB 07/07/2010
11	CPU Power & Ground	K16_MLB 07/07/2010
12	CPU Decoupling & VID	K16_MLB 03/24/2010
13	eXtended Debug Port (Micro-XDP)	K16_MLB 07/07/2010
14	MCP CPU Interface	K16_MLB 07/07/2010
15	MCP Memory Interface	K16_MLB 07/07/2010
16	MCP PCIe Interfaces	K16_MLB 07/07/2010
17	MCP Graphics	K16_MLB 07/07/2010
18	MCP SATA, USB & Ethernet	K16_MLB 07/07/2010
19	MCP HDA, LPC & MISC	K16_MLB 07/07/2010
20	MCP Power & Ground	K16_MLB 07/07/2010
21	MCP89 Memory Rail Gating	K16_MLB 07/07/2010
22	MCP89 GFX Core Rail Gating	K16_MLB 07/07/2010
23	MCP Standard Decoupling	K16_MLB 07/07/2010
24	MCP Graphics Support	K16_MLB 07/07/2010
25	SB Misc	K16_MLB 12/11/2009
26	DDR3 DRAM Channel A (0-31)	K16_MLB 07/07/2010
27	DDR3 DRAM Channel A (32-63)	K16_MLB 07/07/2010
28	DDR3 DRAM Channel B (0-31)	K16_MLB 07/07/2010
29	DDR3 DRAM Channel B (32-63)	K16_MLB 07/07/2010
30	DDR BYPASSING 1	K16_MLB 07/07/2010
31	DDR BYPASSING 2	K16_MLB 07/07/2010
32	Memory Active Termination	K16_MLB 07/07/2010
33	FSB/DDR3 Vref Margining	K16_MLB 07/07/2010
34	X21 WIRELESS CONNECTOR	K16_MLB 07/07/2010
35	SATA CONNECTOR	K16_MLB 07/07/2010
36	External USB Connectors	K16_MLB 07/07/2010
37	LIO CONNECTORS	N/A
38	SMC	K16_MLB 07/07/2010
39	SMC Support	K16_MLB 07/07/2010
40	LPC+SPI Debug Connector	K16_MLB 07/07/2010
41	K16/K99 SMus Connections	K16_MLB 07/07/2010
42	Voltage & Current Sensing	K16_MLB 07/07/2010
43	Current Sensing	K16_MLB 07/07/2010
44	Thermal Sensors	K16_MLB 07/07/2010
45	Fan	K16_MLB 07/07/2010

Page	Contents	Sync
46	WELLSPRING 1	K16_MLB 07/07/2010
47	SPI ROM	K16_MLB 07/07/2010
48	AUDIO: SPEAKER AMP	AUDIO 02/09/2010
49	DC-In & Battery Connectors	K16_MLB 11/09/2009
50	PBus Supply & Battery Charger	K16_MLB 11/09/2009
51	5V / 3.3V Power Supply	K16_MLB 07/07/2010
52	1.5V/1.35V LVDDR3 Supply	K16_MLB 07/07/2010
53	IMVP6 CPU VCore Regulator	POWER 07/13/2008
54	MCP VCore Regulator	K16_MLB 12/11/2009
55	CPUVTT (1.05V) Power Supply	K16_MLB 07/07/2010
56	Misc Power Supplies	K16_MLB 07/07/2010
57	Power Sequencing	K16_MLB 07/07/2010
58	Power FETs	K16_MLB 07/07/2010
59	Internal DisplayPort Connector	K16_MLB 07/07/2010
60	External DisplayPort Support	K16_MLB 07/07/2010
61	DisplayPort Connector	K16_MLB 07/07/2010
62	LCD Backlight Driver	K16_MLB 03/31/2010
63	LCD Backlight Support	K16_MLB 07/07/2010
64	Additional CPU/GPU Decoupling	K16_MLB 07/07/2010
65	CPU/FSB Constraints	K16_MLB 07/07/2010
66	Memory Constraints	K16_MLB 07/07/2010
67	MCP Constraints 1	K16_MLB 07/07/2010
68	MCP Constraints 2	K16_MLB 07/07/2010
69	Ethernet Constraints	K16_MLB 07/07/2010
70	SMC Constraints	K16_MLB 07/07/2010
71	K16/K99 Specific Constraints	K16_MLB 07/07/2010
72	K99 RULE DEFINITIONS	K16_MLB 07/07/2010
73	Acoustic Cap BOM Config Tables	K16_MLB 07/07/2010

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8379	1	SCHEM, MLB, K99	SCH	CRITICAL	
820-2796	1	PCBF, MLB, K99	PCB	CRITICAL	


DRAWING TITLE		SCHEM, MLB, K99	
Apple Inc.	DRAWING NUMBER	051-8379	SIZE
	REVISION	4.4.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 73	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K6 MLB		SYNC DATE=12/11/2009	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8379	D
		REVISION	
		BRANCH	
		PAGE	2 OF 110
		SHEET	2 OF 73

K99 POWER SYSTEM ARCHITECTURE

Need to update!!!



SYNC MASTER=K6.MLB		SYNC DATE=12/11/2009	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	051-8379
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		PAGE	3 OF 110
		SHEET	3 OF 73

BOM Variants		BOM OPTIONS	
BOM NUMBER	BOM NAME	BOM OPTIONS	
639-0651	PCBA,MLB,HY 2GB,SS CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DX7,DDR3:HYNIX_2GB,CAPS:SS	
639-1055	PCBA,MLB,HY 2GB,MU CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD15,DDR3:HYNIX_2GB,CAPS:MU	
639-1048	PCBA,MLB,HY 2GB,TY CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0X,DDR3:HYNIX_2GB,CAPS:TY	
639-1043	PCBA,MLB,HY 4GB,SS CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0Q,DDR3:HYNIX_4GB,CAPS:SS	
639-1044	PCBA,MLB,HY 4GB,MU CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0R,DDR3:HYNIX_4GB,CAPS:MU	
639-1039	PCBA,MLB,HY 4GB,TY CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0L,DDR3:HYNIX_4GB,CAPS:TY	
639-1045	PCBA,MLB,SA 2GB,SS CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0T,DDR3:SAMSUNG_2GB,CAPS:SS	
639-1054	PCBA,MLB,SA 2GB,MU CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD14,DDR3:SAMSUNG_2GB,CAPS:MU	
639-1049	PCBA,MLB,SA 2GB,TY CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0Y,DDR3:SAMSUNG_2GB,CAPS:TY	
639-1052	PCBA,MLB,SA 4GB,SS CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD12,DDR3:SAMSUNG_4GB,CAPS:SS	
639-1046	PCBA,MLB,SA 4GB,MU CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0V,DDR3:SAMSUNG_4GB,CAPS:MU	
639-1040	PCBA,MLB,SA 4GB,TY CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0W,DDR3:SAMSUNG_4GB,CAPS:TY	
639-1042	PCBA,MLB,MI 2GB,SS CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0P,DDR3:MICRON_2GB,CAPS:SS	
639-1053	PCBA,MLB,MI 2GB,MU CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD13,DDR3:MICRON_2GB,CAPS:MU	
639-1047	PCBA,MLB,MI 2GB,TY CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0U,DDR3:MICRON_2GB,CAPS:TY	
639-1051	PCBA,MLB,MI 4GB,SS CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD11,DDR3:MICRON_4GB,CAPS:SS	
639-1041	PCBA,MLB,MI 4GB,MU CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD0N,DDR3:MICRON_4GB,CAPS:MU	
639-1050	PCBA,MLB,MI 4GB,TY CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DD10,DDR3:MICRON_4GB,CAPS:TY	
639-1446	PCBA,MLB,1.6GHZ,EL 2GB,SS CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DG4Q,DDR3:ELPIDA_2GB,CAPS:SS	
639-1438	PCBA,MLB,1.6GHZ,EL 2GB,MU CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DG4G,DDR3:ELPIDA_2GB,CAPS:MU	
639-1444	PCBA,MLB,1.6GHZ,EL 2GB,TY CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DG4N,DDR3:ELPIDA_2GB,CAPS:TY	
639-1449	PCBA,MLB,1.6GHZ,EL 4GB,SS CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DG4V,DDR3:ELPIDA_4GB,CAPS:SS	
639-1448	PCBA,MLB,1.6GHZ,EL 4GB,MU CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DG4T,DDR3:ELPIDA_4GB,CAPS:MU	
639-1445	PCBA,MLB,1.6GHZ,EL 4GB,TY CAP,K99	K99_CMNPTS,CPU:1.6GHZ,EEE:DG4P,DDR3:ELPIDA_4GB,CAPS:TY	
607-6999	CMN PTS,PCBA,MLB,K99	K99_CMNPTS	
085-1121	K99 MLB DEVELOPMENT BOM	K99_DEVEL:ENG	
639-1355	PCBA,MLB,1.4GHZ,HY 2GB,SS CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8L,DDR3:HYNIX_2GB,CAPS:SS	
639-1341	PCBA,MLB,1.4GHZ,HY 2GB,MU CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8J,DDR3:HYNIX_2GB,CAPS:MU	
639-1353	PCBA,MLB,1.4GHZ,HY 2GB,TY CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8K,DDR3:HYNIX_2GB,CAPS:TY	
639-1350	PCBA,MLB,1.4GHZ,HY 4GB,SS CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8P,DDR3:HYNIX_4GB,CAPS:SS	
639-1356	PCBA,MLB,1.4GHZ,HY 4GB,MU CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8M,DDR3:HYNIX_4GB,CAPS:MU	
639-1348	PCBA,MLB,1.4GHZ,HY 4GB,TY CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8N,DDR3:HYNIX_4GB,CAPS:TY	
639-1349	PCBA,MLB,1.4GHZ,SA 2GB,SS CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8D,DDR3:SAMSUNG_2GB,CAPS:SS	
639-1351	PCBA,MLB,1.4GHZ,SA 2GB,MU CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8G,DDR3:SAMSUNG_2GB,CAPS:MU	
639-1357	PCBA,MLB,1.4GHZ,SA 2GB,TY CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8N,DDR3:SAMSUNG_2GB,CAPS:TY	
639-1344	PCBA,MLB,1.4GHZ,SA 4GB,SS CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF86,DDR3:SAMSUNG_4GB,CAPS:SS	
639-1352	PCBA,MLB,1.4GHZ,SA 4GB,MU CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8H,DDR3:SAMSUNG_4GB,CAPS:MU	
639-1354	PCBA,MLB,1.4GHZ,SA 4GB,TY CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF8K,DDR3:SAMSUNG_4GB,CAPS:TY	
639-1342	PCBA,MLB,1.4GHZ,MI 2GB,SS CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF84,DDR3:MICRON_2GB,CAPS:SS	
639-1346	PCBA,MLB,1.4GHZ,MI 2GB,MU CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF88,DDR3:MICRON_2GB,CAPS:MU	
639-1343	PCBA,MLB,1.4GHZ,MI 2GB,TY CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF85,DDR3:MICRON_2GB,CAPS:TY	
639-1347	PCBA,MLB,1.4GHZ,MI 4GB,SS CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF89,DDR3:MICRON_4GB,CAPS:SS	
639-1345	PCBA,MLB,1.4GHZ,MI 4GB,MU CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF87,DDR3:MICRON_4GB,CAPS:MU	
639-1340	PCBA,MLB,1.4GHZ,MI 4GB,TY CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DF82,DDR3:MICRON_4GB,CAPS:TY	
639-1442	PCBA,MLB,1.4GHZ,EL 2GB,SS CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DG4L,DDR3:ELPIDA_2GB,CAPS:SS	
639-1443	PCBA,MLB,1.4GHZ,EL 2GB,MU CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DG4M,DDR3:ELPIDA_2GB,CAPS:MU	
639-1447	PCBA,MLB,1.4GHZ,EL 2GB,TY CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DG4R,DDR3:ELPIDA_2GB,CAPS:TY	
639-1441	PCBA,MLB,1.4GHZ,EL 4GB,SS CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DG4K,DDR3:ELPIDA_4GB,CAPS:SS	
639-1439	PCBA,MLB,1.4GHZ,EL 4GB,MU CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DG4H,DDR3:ELPIDA_4GB,CAPS:MU	
639-1440	PCBA,MLB,1.4GHZ,EL 4GB,TY CAP,K99	K99_CMNPTS,CPU:1.4GHZ,EEE:DG4J,DDR3:ELPIDA_4GB,CAPS:TY	

Bar Code Labels / EEE #'s						
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DX7]	CRITICAL	EEE:DX7	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0L]	CRITICAL	EEE:DD0L	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0M]	CRITICAL	EEE:DD0M	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0N]	CRITICAL	EEE:DD0N	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0P]	CRITICAL	EEE:DD0P	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0Q]	CRITICAL	EEE:DD0Q	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0R]	CRITICAL	EEE:DD0R	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0T]	CRITICAL	EEE:DD0T	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0V]	CRITICAL	EEE:DD0V	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0W]	CRITICAL	EEE:DD0W	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0X]	CRITICAL	EEE:DD0X	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD0Y]	CRITICAL	EEE:DD0Y	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD10]	CRITICAL	EEE:DD10	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD11]	CRITICAL	EEE:DD11	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD12]	CRITICAL	EEE:DD12	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD13]	CRITICAL	EEE:DD13	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD14]	CRITICAL	EEE:DD14	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DD15]	CRITICAL	EEE:DD15	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF82]	CRITICAL	EEE:DF82	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF83]	CRITICAL	EEE:DF83	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF84]	CRITICAL	EEE:DF84	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF85]	CRITICAL	EEE:DF85	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF86]	CRITICAL	EEE:DF86	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF87]	CRITICAL	EEE:DF87	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF88]	CRITICAL	EEE:DF88	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF89]	CRITICAL	EEE:DF89	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF8C]	CRITICAL	EEE:DF8C	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF8D]	CRITICAL	EEE:DF8D	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF8F]	CRITICAL	EEE:DF8F	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF8G]	CRITICAL	EEE:DF8G	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF8H]	CRITICAL	EEE:DF8H	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF8J]	CRITICAL	EEE:DF8J	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF8K]	CRITICAL	EEE:DF8K	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF8L]	CRITICAL	EEE:DF8L	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF8M]	CRITICAL	EEE:DF8M	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DF8N]	CRITICAL	EEE:DF8N	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4G]	CRITICAL	EEE:DG4G	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4H]	CRITICAL	EEE:DG4H	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4J]	CRITICAL	EEE:DG4J	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4K]	CRITICAL	EEE:DG4K	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4M]	CRITICAL	EEE:DG4M	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4N]	CRITICAL	EEE:DG4N	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4P]	CRITICAL	EEE:DG4P	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4Q]	CRITICAL	EEE:DG4Q	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4R]	CRITICAL	EEE:DG4R	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4L]	CRITICAL	EEE:DG4L	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4T]	CRITICAL	EEE:DG4T	
825-7557	1	LABEL,MLB,K16/K99	[EEE_DG4V]	CRITICAL	EEE:DG4V	

DRAM CFG CHART

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
2GB	0
4GB	1

DIE REV	CFG 3
A	0
B	1

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1121	1	K99 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
607-6999	1	CMN PTS,PCBA,MLB,K99	CMNPTS	CRITICAL	K99_CMNPTS

SYNC MASTER=K6.MLB SYNC DATE=12/11/2009

K99 BOM Variants

Apple Inc.

DRAWING NUMBER: 051-8379 SIZE: D

REVISION: 4.4.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 4 OF 110
 SHEET: 4 OF 73

Programmable Parts					
33850563	1	IC,SMC,H89/2117,8X9MM,TLP,HF	U4900	CRITICAL	SMC:BLANK
341T0261	1	IC ASSY,SMC EXTERNAL,K99	U4900	CRITICAL	SMC:PROG
33550610	1	IC,FLASH,SPI,128MBIT,5.7V,86MM2,8-SOP	U6100	CRITICAL	BOOTROM:BLANK
341T0262	1	IC ASSY,EFI UNLOCKED,K99	U6100	CRITICAL	BOOTROM:UNLOCKED
341T0263	1	IC ASSY,EFI,LOCKED,K99	U6100	CRITICAL	BOOTROM:LOCKED


Alternate Parts					
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	
13850681	13850638		ALL	TATVO VIDEO AS ALTERNATE	
15250874	15250516		ALL	REPLACES AS ALTERNATE	
15250847	15250586		ALL	REPLACES AS ALTERNATE	
35352987	35352988	HYDSELDO:FIXED	ALL	HYDSELDO AS ALTERNATE FOR U250	
10450023	10450018		ALL	CONTRICABLE AS ALTERNATE	
10750139	10750075		ALL	CONTRIC AS ALTERNATE	
13850671	13850673		ALL	TATVO AS ALTERNATE	
15550578	15550367		ALL	TATVO AS ALTERNATE	
37650926	37650610		ALL	FAIRCHILD AS ALTERNATE	
15550457	15550329		ALL	REPLACES AS ALTERNATE	
37750107	37750066		ALL	SHIMM AS ALTERNATE	

BOM Groups	
BOM GROUP	BOM OPTIONS
K99_COMMON	COMMON,ALTERNATE,PROJ:K99,K99_MISC,MCP89U:A03,K99_DEBUG:ENG,K99_PROGPARTS,SPI:41MHZ,LVDDR3:YES,WLAN_PCTL:HW,IPD_5V:S5_INT,IPD_3V3:S5
K99_MISC	DP_ESD,DP_PWR:SMC,VPRQ:SLP93,HYDSELDO:FIXED,MCPHYVD:PV95,MCPPLL_R:REG,SOPGOOD_AFF,ISL6259_SCREENED:YES,DP12C:SMC
K99_PROGPARTS	BOOTROM:UNLOCKED,SMC:PROG
K99_DEVEL:ENG	BKLT:ENG,BMON:ENG,XDP_CONN,LPPLUS,VREFMRGN:YES,EFI_DEBUG,SOPGOOD_IS1,MCPPLL_LDO,S3_S0_LED
K99_DEVEL:PVT	LPPLUS
K99_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG:YES,XDP
K99_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO
K99_DEBUG:PROD	BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO
DDR3:HYNIX_2GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB
DDR3:MICRON_2GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_2GB	DRAM_CFG0:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_2GB
DDR3:HYNIX_4GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_4GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:MICRON_4GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB
CAPS:SS	SS_CAP_2_2UF,SS_CAP_10UF,SS_CAP_1UF,SS_CAP_22UF
CAPS:MU	MU_CAP_2_2UF,MU_CAP_10UF,MU_CAP_1UF,MU_CAP_22UF
CAPS:TY	TY_CAP_2_2UF,TY_CAP_10UF,TY_CAP_1UF,TY_CAP_22UF


Module Parts					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33753792	1	CDC,CPM,QR,1.2,1.0M,800,80,1M,80A	U1000	CRITICAL	CPU:1.2GHZ
33753947	1	REG,REGFB,FQ,1.6,10W,80,3M,80A	U1000	CRITICAL	CPU:1.6GHZ
33753954	1	REG,REGFB,FQ,1.4,10W,80,3M,80A	U1000	CRITICAL	CPU:1.4GHZ
33753820	1	IC,MCP89U-A01,24,500K24,50M,1244FC05A	U1400	CRITICAL	MCP89U:A01
33753868	1	IC,MCP89U-A02,24,500K24,50M,1244FC05A	U1400	CRITICAL	MCP89U:A02
33753939	1	IC,MCP89U-A03,24,500K24,50M,1244FC05A	U1400	CRITICAL	MCP89U:A03
33350552	4	HYNIX,LVDDR3,1GBIT,7.5X11.0	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB
33350552	4	HYNIX,LVDDR3,1GBIT,7.5X11.0	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB
33350552	4	HYNIX,LVDDR3,1GBIT,7.5X11.0	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:HYNIX_2GB
33350552	4	HYNIX,LVDDR3,1GBIT,7.5X11.0	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:HYNIX_2GB
33350553	4	SAMSUNG,LVDDR3,1GBIT,7.5X11.0	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33350553	4	SAMSUNG,LVDDR3,1GBIT,7.5X11.0	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33350553	4	SAMSUNG,LVDDR3,1GBIT,7.5X11.0	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33350553	4	SAMSUNG,LVDDR3,1GBIT,7.5X11.0	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
33350554	4	MICRON,LVDDR3,1GBIT,8X11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_2GB
33350554	4	MICRON,LVDDR3,1GBIT,8X11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_2GB
33350554	4	MICRON,LVDDR3,1GBIT,8X11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:MICRON_2GB
33350554	4	MICRON,LVDDR3,1GBIT,8X11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:MICRON_2GB
33350565	4	ELPIDA,LVDDR3,1GBIT,7.5X10.6	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_2GB
33350565	4	ELPIDA,LVDDR3,1GBIT,7.5X10.6	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_2GB
33350565	4	ELPIDA,LVDDR3,1GBIT,7.5X10.6	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:ELPIDA_2GB
33350565	4	ELPIDA,LVDDR3,1GBIT,7.5X10.6	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:ELPIDA_2GB
33350555	4	HYNIX,LVDDR3,2GBIT,8X11.1	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
33350555	4	HYNIX,LVDDR3,2GBIT,8X11.1	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
33350555	4	HYNIX,LVDDR3,2GBIT,8X11.1	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:HYNIX_4GB
33350555	4	HYNIX,LVDDR3,2GBIT,8X11.1	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:HYNIX_4GB
33350556	4	SAMSUNG,LVDDR3,2GBIT,7.5X11.0	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33350556	4	SAMSUNG,LVDDR3,2GBIT,7.5X11.0	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33350556	4	SAMSUNG,LVDDR3,2GBIT,7.5X11.0	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33350556	4	SAMSUNG,LVDDR3,2GBIT,7.5X11.0	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
33350557	4	MICRON,LVDDR3,2GBIT,8X11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_4GB
33350557	4	MICRON,LVDDR3,2GBIT,8X11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_4GB
33350557	4	MICRON,LVDDR3,2GBIT,8X11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:MICRON_4GB
33350557	4	MICRON,LVDDR3,2GBIT,8X11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:MICRON_4GB
33350566	4	ELPIDA,LVDDR3,2GBIT,8X11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33350566	4	ELPIDA,LVDDR3,2GBIT,8X11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33350566	4	ELPIDA,LVDDR3,2GBIT,8X11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:ELPIDA_4GB
33350566	4	ELPIDA,LVDDR3,2GBIT,8X11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:ELPIDA_4GB
35352392	1	IC,ISL6259,BATTCHARGE,4040M,QP228	U7000	CRITICAL	ISL6259_SCREENED:NO
35352929	1	IC,ISL6259,BATTCHARGE,34,4040M,QP228	U7000	CRITICAL	ISL6259_SCREENED:YES
607-6811	1	ASSEMBLY,STRAP,PCBA,8X4,8PFTCT,K99	J6955	CRITICAL	

SYNC MASTER=K24 MLB		SYNC DATE=07/20/2009	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	5 OF 110
		SHEET	5 OF 73


Functional Test Points




SYNC MASTER=K6 MLB		SYNC DATE=12/11/2009	
FUNCTIONAL TEST			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8379	D
		REVISION	BRANCH
		4.4.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	7 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	7 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K6 MLB		SYNC DATE=12/11/2009	
PAGE TITLE			
Power Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-8379	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		4.4.0	
		PAGE	SHEET
		8 OF 110	8 OF 73




SYNC MASTER=K6 MLB		SYNC DATE=12/11/2009	
SIGNAL ALIAS			
Apple Inc.		DRAWING NUMBER	051-8379
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		PAGE	9 OF 110
		SHEET	9 OF 73



OMIT_TABLE

Pin	Signal	Processor Pin	Processor Pin
65 14	FSB A L<3>	P2	A3*
65 14	FSB A L<4>	Y4	A4*
65 14	FSB A L<5>	W1	A5*
65 14	FSB A L<6>	T4	A6*
65 14	FSB A L<7>	AA1	A7*
65 14	FSB A L<8>	AB4	A8*
65 14	FSB A L<9>	T2	A9*
65 14	FSB A L<10>	AC5	A10*
65 14	FSB A L<11>	AD2	A11*
65 14	FSB A L<12>	AD4	A12*
65 14	FSB A L<13>	AA5	A13*
65 14	FSB A L<14>	AE5	A14*
65 14	FSB A L<15>	AB2	A15*
65 14	FSB A L<16>	AC1	A16*
65 14	FSB ADSTB L<0>	Y4	ADSTB0*
65 14	FSB REQ L<0>	R1	REQ0*
65 14	FSB REQ L<1>	R5	REQ1*
65 14	FSB REQ L<2>	U1	REQ2*
65 14	FSB REQ L<3>	P4	REQ3*
65 14	FSB REQ L<4>	W5	REQ4*
65 14	FSB A L<17>	AN1	A17*
65 14	FSB A L<18>	AK4	A18*
65 14	FSB A L<19>	AG1	A19*
65 14	FSB A L<20>	AT4	A20*
65 14	FSB A L<21>	AK2	A21*
65 14	FSB A L<22>	AT2	A22*
65 14	FSB A L<23>	AH2	A23*
65 14	FSB A L<24>	AF4	A24*
65 14	FSB A L<25>	AV5	A25*
65 14	FSB A L<26>	AH4	A26*
65 14	FSB A L<27>	AM4	A27*
65 14	FSB A L<28>	AP4	A28*
65 14	FSB A L<29>	AR5	A29*
65 14	FSB A L<30>	AT1	A30*
65 14	FSB A L<31>	AL1	A31*
65 14	FSB A L<32>	AM2	A32*
65 14	FSB A L<33>	AU5	A33*
65 14	FSB A L<34>	AP2	A34*
65 14	FSB A L<35>	AR1	A35*
65 14	FSB ADSTB L<1>	AN5	ADSTB1*
65 14	CPU A20M L	C7	A20M*
65 14	CPU FERR L	D4	FERR*
65 14	CPU IGNNE L	F10	IGNNE*
65 14	CPU STPCLK L	F8	STPCLK*
65 14	CPU INTR	C9	LINT0
65 14	CPU NMI	C5	LINT1
65 14	CPU SMI L	R5	SMI*
65 14	XDP DBRESET L	J7	DBR*
10	CPU TEST1	E37	TEST1
10	CPU TEST2	NEED_TP=TRUE	TEST2
10	TP CPU TEST3	NEED_TP=TRUE	TEST3
10	CPU TEST4	C43	TEST4
10	TP CPU TEST5	AE41	TEST5
10	TP CPU TEST6	AY10	TEST6
10	TP CPU TEST6	AC43	TEST6

CPU JTAG Support




PLACE_NEARS:

R1005.2:	U1000.AW43:12.7	mm
R1006.1:	U1000.AW43:12.7	mm
C1014.1:	U1000.AE41:12.7	mm

OMIT_TABLE

Pin	Signal	Processor Pin	Processor Pin
65 14	FSB D L<0>	F40	D0*
65 14	FSB D L<1>	G43	D1*
65 14	FSB D L<2>	E43	D2*
65 14	FSB D L<3>	F43	D3*
65 14	FSB D L<4>	H40	D4*
65 14	FSB D L<5>	H44	D5*
65 14	FSB D L<6>	G39	D6*
65 14	FSB D L<7>	E41	D7*
65 14	FSB D L<8>	L41	D8*
65 14	FSB D L<9>	K44	D9*
65 14	FSB D L<10>	N41	D10*
65 14	FSB D L<11>	T40	D11*
65 14	FSB D L<12>	M40	D12*
65 14	FSB D L<13>	G41	D13*
65 14	FSB D L<14>	M44	D14*
65 14	FSB D L<15>	L43	D15*
65 14	FSB DSTB L N<0>	K40	DSTBN0*
65 14	FSB DSTB L P<0>	J41	DSTBP0*
65 14	FSB DINV L<0>	P40	DINV0*
65 14	FSB D L<16>	P44	D16*
65 14	FSB D L<17>	V40	D17*
65 14	FSB D L<18>	V44	D18*
65 14	FSB D L<19>	AB44	D19*
65 14	FSB D L<20>	R41	D20*
65 14	FSB D L<21>	M41	D21*
65 14	FSB D L<22>	N43	D22*
65 14	FSB D L<23>	U41	D23*
65 14	FSB D L<24>	AA41	D24*
65 14	FSB D L<25>	AB40	D25*
65 14	FSB D L<26>	AD40	D26*
65 14	FSB D L<27>	AC41	D27*
65 14	FSB D L<28>	AA43	D28*
65 14	FSB D L<29>	Y40	D29*
65 14	FSB D L<30>	Y44	D30*
65 14	FSB D L<31>	T44	D31*
65 14	FSB DSTB L N<1>	U43	DSTBN1*
65 14	FSB DSTB L P<1>	W43	DSTBP1*
65 14	FSB DINV L<1>	R43	DINV1*
65 14	FSB D L<32>	AP44	D32*
65 14	FSB D L<33>	AR43	D33*
65 14	FSB D L<34>	AH40	D34*
65 14	FSB D L<35>	AF40	D35*
65 14	FSB D L<36>	AT43	D36*
65 14	FSB D L<37>	AG41	D37*
65 14	FSB D L<38>	AF44	D38*
65 14	FSB D L<39>	AH44	D39*
65 14	FSB D L<40>	AM44	D40*
65 14	FSB D L<41>	AN43	D41*
65 14	FSB D L<42>	AM40	D42*
65 14	FSB D L<43>	AK40	D43*
65 14	FSB D L<44>	AG43	D44*
65 14	FSB D L<45>	AP40	D45*
65 14	FSB D L<46>	AN41	D46*
65 14	FSB D L<47>	AL41	D47*
65 14	FSB DSTB L N<2>	AK44	DSTBN2*
65 14	FSB DSTB L P<2>	AL43	DSTBP2*
65 14	FSB DINV L<2>	AV41	DINV2*
65 14	FSB D L<48>	AV38	D48*
65 14	FSB D L<49>	AT44	D49*
65 14	FSB D L<50>	AV40	D50*
65 14	FSB D L<51>	AU41	D51*
65 14	FSB D L<52>	AW41	D52*
65 14	FSB D L<53>	AR41	D53*
65 14	FSB D L<54>	BA37	D54*
65 14	FSB D L<55>	BB38	D55*
65 14	FSB D L<56>	AY36	D56*
65 14	FSB D L<57>	AT40	D57*
65 14	FSB D L<58>	BC35	D58*
65 14	FSB D L<59>	BC39	D59*
65 14	FSB D L<60>	BA41	D60*
65 14	FSB D L<61>	BB40	D61*
65 14	FSB D L<62>	BA35	D62*
65 14	FSB D L<63>	AU43	D63*
65 14	FSB DSTB L N<3>	AY40	DSTBN3*
65 14	FSB DSTB L P<3>	AY38	DSTBP3*
65 14	FSB DINV L<3>	BC37	DINV3*
65 14	CPU COMP<0>	AE43	COMP0
65 14	CPU COMP<1>	AD44	COMP1
65 14	CPU COMP<2>	AE1	COMP2
65 14	CPU COMP<3>	AF2	COMP3
65 14	CPU DPRSTP L	G7	DPRSTP*
65 14	CPU DPSP L	B8	DPSP*
65 14	FSB DPWR L	C41	DPWR*
65 14	CPU PWRGD L	E7	PWRGD*
65 14	FSB CPUSLP L	D10	SLP*
65 14	TP CPU PSI L	BD10	PSI*



PLACE_NEARS:

R1020.1:	U1000.AE43:12.7	mm
R1021.1:	U1000.AE44:12.7	mm
R1022.1:	U1000.AE1:12.7	mm
R1023.1:	U1000.AF2:12.7	mm

SYNC MASTER=K16 MLB SYNC DATE=07/07/2010

CPU FSB


Apple Inc.

DRAWING NUMBER: 051-8379 SIZE: D

REVISION: 4.4.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 10 OF 110 SHEET: 10 OF 73




(CPU CORE POWER)
 =PPVCORE_S0_CPU 8 11 12 64
 18 A (CULV Design Target)
 17.6 A (CULV ICC_Max)

=PP1V05_S0_CPU 8 10 11 12

(CPU IO POWER 1.05V)
 =PP1V05_S0_CPU 8 10 11 12
 4500 mA (before VCC stable)
 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)
 =PP1V5_S0_CPU 8 12
 130 mA




SYNC MASTER=K16_MLB		SYNC DATE=07/07/2010	
CPU Power & Ground			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8379	D
		REVISION	
		4.4.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	11 OF 110
		SHEET	11 OF 73


CPU VCORE HF AND BULK DECOUPLING

4x 270uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU




CPU VCORE VID CONNECTIONS

11.11.11 CPU VID<0..6> == IMVP6 VID<0..6>

VCCA (CPU AVdd) DECOUPLING




VCCP (CPU I/O) DECOUPLING



SYNC MASTER=K16 MLB		SYNC DATE=03/24/2010	
CPU Decoupling & VID			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	12 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	12 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Micro2-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0782 Adapter Flex to support chipset debug.




← Direction of XDP adapter flex
Please place J1300 within 1" of board edge with odd-numbered pins facing edge. Avoid any tall components between J1300 and edge.

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
eXtended Debug Port (Micro-XDP)			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	13 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	13 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC DATE=07/07/2010	
MCP CPU Interface			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8379	D
		REVISION	
		4.4.0	
		PAGE	
		14 OF 110	
		SHEET	
		14 OF 73	



Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
MCP Memory Interface			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	15 OF 110
		SHEET	15 OF 73




SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
MCP PCIe Interfaces			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8379	D
		REVISION	
		4.4.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		16 OF 73	
IV ALL RIGHTS RESERVED			

D
C
B
A

D
C
B
A

OMIT_TABLE

U1400
MCP890-A01
BGA
SYMBOL 5 OF 11



NOTE: 100K pull-downs required if HPLUG_DET0/HPLUG_DET1 are not used.


RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required (or use as GPIOs).
Connect +3.3V_RGBDAC pin to GND.
NOTE: No Composite/S-Video/Component Video support on MCP89

MCP Signal	TMDS/HDMI	LVDS
=MCP_IFPPA_TXC_P/N	TMDS_IG_TXC_P/N	LVDS_IG_A_CLK_P/N
=MCP_IFPPA_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	LVDS_IG_A_DATA_P/N<0>
=MCP_IFPPA_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	LVDS_IG_A_DATA_P/N<1>
=MCP_IFPPA_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	LVDS_IG_A_DATA_P/N<2>
=MCP_IFPPA_TXD_P/N<3>	(UNUSED)	LVDS_IG_A_DATA_P/N<3>
=MCP_IFPPA_TXC_P/N	(UNUSED)	LVDS_IG_B_CLK_P/N
=MCP_IFPPB_TXD_P/N<0>	TMDS_IG_TXD_P/N<3>	LVDS_IG_B_DATA_P/N<0>
=MCP_IFPPB_TXD_P/N<1>	TMDS_IG_TXD_P/N<4>	LVDS_IG_B_DATA_P/N<1>
=MCP_IFPPB_TXD_P/N<2>	TMDS_IG_TXD_P/N<5>	LVDS_IG_B_DATA_P/N<2>
=MCP_IFPPB_TXD_P/N<3>	(UNUSED)	LVDS_IG_B_DATA_P/N<3>
=MCP_IFPPAB_DDC_CLK	TMDS_IG_DDC_CLK	LVDS_IG_DDC_CLK
=MCP_IFPPAB_DDC_DATA	TMDS_IG_DDC_DATA	LVDS_IG_DDC_DATA


LVDS: Power +VDD_IFPxx at 1.8V
TMDS: Power +VDD_IFPxx at 3.3V

DDC Mode Pull-downs

NOTE: DP_AUX_CH1 also requires pull-downs if used for dual-mode DisplayPort (DP++). If unused no pulls are necessary, if used for TMDS/HDMI only then only pull-ups are necessary.




GPIO Pull-Ups



Current numbers from MCP89 A01 Bring-Up Support document (MCP89_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
MCP Graphics			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	17 OF 110
		SHEET	17 OF 73



OMIT TABLE

U1400
MCP89U-A01
BGA
SYMBOL 6 OF 11


SATA
USB

LAN

Only USB8+11 support nv
USB JTAG in S3/S4/S5.
Internal 19.5K Pull-Downs on all USB pairs
OHCI0/EHCIO
OHCI1/EHC11


Internal MAC Disable:
Connect RGMII_RXD<0:3> together to 10K pull-down.
Connect RGMII_RXCLK to 10K pull-down.
Connect RGMII_RXCTL to 10K pull-down.
Connect RGMII_INTR to 10K pull-down (if not used as GPIO).
+3.3V_PLL_MAC_DUAL must remain connected to 3.3V RMGT rail.
RGMII_COMP_VDD/_GND must remain connected as shown.
Connect RGMII_VREF to 10K pull-down.
Connect RGMII_MDIO to 10K pull-down.
All other pins can be left TP or NC.

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE MCP SATA, USB & Ethernet			
DRAWING NUMBER 051-8379		SIZE D	
REVISION 4.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 18 OF 110		SHEET 18 OF 73	




HDA Output Caps

For EMI Reduction on HDA interface



GPIO Pull-Ups/Downs



Current numbers from MCP89 A01 Bring-Up Support document (MCP89_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0


BIOS Boot Select	
I/F	LPC_FRAME#
LPC	0
SPI	1

NOTE: MCP89 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

SPI Frequency Select		
Frequency	SPI_DO	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
42.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 MHz use FAST_READ command. Straps not provided on this page.

Platform-Specific Connections




NOTE: MCP SLP_S5# signal has the behavior of Intel's SLP_S4# signal

NOTE: MCP SLP_S5# pin has the behavior of Intel's SLP_S4# signal.

R1970 MCP_SPKR:
 0 = USER mode (Normal boot mode)
 1 = SAFE mode (For ROMSIP recovery)
 Connects to SMC for automatic recovery.

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
MCP HDA, LPC & MISC			
Apple Inc.		DRAWING NUMBER	051-8379
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		PAGE	19 OF 110
		SHEET	19 OF 73


NOTE: "SW" rails are dynamically switched in the S0 state as needed, controlled by MCP89 GPIOs.




NOTE: VDD_COREx_SENSE signals should NOT be used for remote sensing unless COREA/COREB are powered by separate regulators.
Instead connect regulator sense point as close to COREB FET as possible.

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
MCP Power & Ground			
Apple Inc.		DRAWING NUMBER	SIZE
051-8379		D	
REVISION		4.4.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR PUBLISH IT		20 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20 OF 73	
IV ALL RIGHTS RESERVED			


Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.




DIMM CKE Clamps



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
MCP89 Memory Rail Gating			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	23 OF 110
		SHEET	21 OF 73



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE MCP89 GFX Core Rail Gating			
DRAWING NUMBER 051-8379		SIZE D	
REVISION 4.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 24 OF 110		SHEET 22 OF 73	



Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2988	1	IC, MIC5366, LDO REG, 2.5V, 150mA, SC70	U2590	CRITICAL	HVDDLDO: FIXED
353S2979	1	IC, LDO, TPS717, ADJ, 150mA, 3%, SC70, HF	U2590	CRITICAL	HVDDLDO: ADJ

$$V_{out} = 0.8V * (R_a + R_b) / R_b, R_b \sim 320k\Omega$$

SYNC MASTER=K16 MLB SYNC DATE=07/07/2010

MCP Standard Decoupling


Apple Inc.

DRAWING NUMBER: 051-8379 SIZE: D

REVISION: 4.4.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 25 OF 110
 SHEET: 23 OF 73




Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K16_MLB		SYNC DATE=07/07/2010	
MCP Graphics Support			
	DRAWING NUMBER	051-8379	SIZE
	REVISION	4.4.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		26 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		24 OF 73	
IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC DATE=12/11/2009	
SB Misc		DRAWING NUMBER	SIZE
Apple Inc.		051-8379	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		4.4.0	
		PAGE	SHEET
		28 OF 110	25 OF 73




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE DDR3 DRAM Channel A (0-31)			
DRAWING NUMBER 051-8379		SIZE D	
REVISION 4.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 31 OF 110		SHEET 26 OF 73	




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE DDR3 DRAM Channel A (32-63)			
DRAWING NUMBER 051-8379		SIZE D	
REVISION 4.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 32 OF 110		SHEET 27 OF 73	




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE DDR3 DRAM Channel B (0-31)			
DRAWING NUMBER 051-8379		SIZE D	
REVISION 4.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 33 OF 110		SHEET 28 OF 73	





A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE DDR3 DRAM Channel B (32-63)			
DRAWING NUMBER 051-8379		SIZE D	
REVISION 4.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 34 OF 110		SHEET 29 OF 73	




SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
DDR BYPASSING 1			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	35 OF 110
		SHEET	30 OF 73





SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
DDR BYPASSING 2			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	36 OF 110
		SHEET	31 OF 73

MEM CLOCK TERMINATION

Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM




JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



SYNC MASTER=K16_MLB		SYNC DATE=07/07/2010	
PAGE TITLE Memory Active Termination			
DRAWING NUMBER 051-8379		SIZE D	
REVISION 4.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 37 OF 110		SHEET 32 OF 73	

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



NOTE: MEMVREG and FRAMEBUF share a DAC output, cannot enable both at the same time!

RST* on 'platform reset' so that system watchdog will disable margining.
NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

Required zero ohm resistors when no VREF margining circuit stuffed


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	2	RES, MF, 1/20W, 0.0 OHM, 5, 0201, SMD	R3921, R3923		VREFMRGN:NO

Page Notes

- Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
- Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA
- BOM options provided by this page:
 - VREFMRGN:YES - Stuffs VREF Margining Circuitry.
 - VREFMRGN:NO - Bypasses VREF Margining Circuitry.

	MEM VREF DQ	MEM VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	C	D	D
PCA9557D Pin:	1	3	5	7
Nominal value		0.75V (DAC: 0x3A)	1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)	1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
Vref current:		+3.4mA - -3.4mA (- = sourced)	+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:		7.69mV / step @ output	8.59mV / step @ output	9.24mV / step @ output

SYNC MASTER=K16 MLB	SYNC DATE=07/07/2010
FSB/DDR3 Vref Margining	
Apple Inc.	DRAWING NUMBER: 051-8379 SIZE: D
	REVISION: 4.4.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 39 OF 110	SHEET: 33 OF 73





3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.750 A (EDP)

AIRPORT


BLUETOOTH

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
X21 WIRELESS CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
SATA CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	45 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Port Power Switch




USB/SMC Debug Mux



Right USB Port






SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 110
		SHEET	36 OF 73



PAGE TITLE		SYNC DATE=N/A	
LIO CONNECTORS			
Apple Inc.	DRAWING NUMBER	051-8379	SIZE D
	REVISION	4.4.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	47 OF 110
		SHEET	37 OF 73

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.


H8S2117-R:
 (SMC_PECI)
 (SMC_PECI_VREF)
 (SMC_PECI_VSTP)

PAGE TITLE		SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
SMC					
Apple Inc.		DRAWING NUMBER		SIZE	
		051-8379		D	
		REVISION			
		4.4.0			
		BRANCH			
		PAGE		49 OF 110	
		SHEET		38 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					


SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit



System (Sleep) LED Circuit



SMC FSB to 3.3V Level Shifting



SMC Aliases

SMC LCDCLKT ISENSE	==	SMS X AXIS
SMC WLAN ISENSE	==	SMS Y AXIS
SMC HDD ISENSE	==	SMS Z AXIS
SMC CSREG ISENSE	==	SMC ADC14
SMC LCDCLKT VSENSE	==	SMC ADC15
SMC MCP CORE ISENSE	==	SMC NB CORE ISENSE
SMC MCP DDR ISENSE	==	SMC NB DDR ISENSE
SMC 1V5S3 ISENSE	==	SMC NB MISC ISENSE
TP SMC ANALOG ID	==	SMC ANALOG ID
TP SMC GPU ISENSE	==	SMC GPU ISENSE
SMC MCP VSENSE	==	SMC GPU VSENSE
SMC GFX THROTTLE L	==	SMC IG THROTTLE L
SMS INT L	==	SMC SMS INT
MCP WAKE REQ L	==	SMC G3H POWERON L
SMC MCP SAFE MODE	==	MCP SPKR
PM SLP S3 L	==	DP_PWR: S0
SMC SLPS5 L	==	DP_PWR: SMC
SMC DP HPD L	==	DP_EXT HPD L

Unused Pins

SMS ONOFF L	==	TP SMS ONOFF L
SMC SYS KBDLED	==	TP SMC SYS KBDLED
SMC FAN 1 CTL	==	TP SMC FAN 1 CTL
TP SMC FAN 1 TACH	==	SMC FAN 1 TACH
SMC FAN 2 CTL	==	NC SMC FAN 2 CTL
NC SMC FAN 2 TACH	==	SMC FAN 2 TACH
SMC FAN 3 CTL	==	NC SMC FAN 3 CTL
NC SMC FAN 3 TACH	==	SMC FAN 3 TACH
SMC RSTGATE L	==	TP SMC RSTGATE L
SMC P10	==	TP SMC P10
SMC P20	==	TP SMC P20
SMC P24	==	TP SMC P24
SMC PH3	==	TP SMC PH3

SMC Pull-ups

SMC PA0	R5091	100K	1	5%	1/20W	MF	201
SMC PA1	R5092	100K	1	5%	1/20W	MF	201
SMC PB4	R5088	10K	1	5%	1/20W	MF	201
SMC ONOFF L	R5070	10K	1	5%	1/20W	MF	201
SMC LID	R5071	100K	1	5%	1/20W	MF	201
SMC TX L	R5073	10K	1	5%	1/20W	MF	201
SMC RX L	R5074	100K	1	5%	1/20W	MF	201
SMC TMS	R5077	10K	1	5%	1/20W	MF	201
SMC TDO	R5078	10K	1	5%	1/20W	MF	201
SMC TDI	R5079	10K	1	5%	1/20W	MF	201
SMC TCK	R5080	10K	1	5%	1/20W	MF	201
SMC ODD DETECT	R5040	10K	1	5%	1/20W	MF	201
SMC BIL BUTTON L	R5081	10K	1	5%	1/20W	MF	201
SMC BC ACOK	R5087	470K	1	5%	1/20W	MF	201
SMC GFX OVERTEMP L	R5094	10K	1	5%	1/20W	MF	201
SMC G3H POWERON L	R5098	100K	2	5%	1/20W	MF	201
SMS INT L	R5093	10K	1	5%	1/20W	MF	201
WIFI EVENT L	R5089	10K	1	5%	1/20W	MF	201
SMC PME S4 L	R5076	100K	1	5%	1/20W	MF	201

SMC Pull-downs

SMC ADAPTER EN	R5085	10K	1	5%	1/20W	MF	201
SMC CASE OPEN	R5086	10K	1	5%	1/20W	MF	201
SMC DP HPD L	R5090	100K	1	5%	1/20W	MF	201

SYNC MASTER=K16 MLB SYNC DATE=07/07/2010

Apple Inc. SMC Support

Drawing Number: 051-8379 D


Revision: 4.4.0

Page: 50 OF 110


Sheet: 39 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


LPC+SPI Connector




SPI Bus Series Termination




EFI Debug ROM



PAGE TITLE		SYNC DATE=07/07/2010	
LPC+SPI Debug Connector			
DRAWING NUMBER		SIZE	
051-8379		D	
REVISION		BRANCH	
4.4.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
51 OF 110		40 OF 73	




CPU Voltage Sense / Filter




Place RC close to SMC

MCP Voltage Sense / Filter




Place RC close to SMC

PBUS Voltage Sense Enable & Filter



Place RC close to SMC

DDR3 1V5R1V35 Current Sense / Filter




EDP Current: 7 A
Max Vdiff: 13.0 mV
WF: Verify SO-DIMM current!

GAIN: 200X
SCALE: 0.4A / V
MAX VOUT: 3.5V
(CLIPS AT 6.6A)

PLACEMENT_NOTES:
Place close to SMC
(For R and C)

AirPort Current Sense / Filter




EDP Current: 0.727 A?
Max Vdiff: 14.6 mV
WF: Verify Airport current!

Gain: 200x
Scale: 0.25A / V
MAX VOUT: 3V
(CLIPS AT 0.825A)

PLACEMENT_NOTES:
Place close to SMC
(For R and C)

HDD Current Sense / Filter




EDP Current: 1.2 A?
Max Vdiff: 24.0 mV
WF: Verify SSD current!

GAIN: 500X
SCALE: 0.667A / V
MAX VOUT: 3.54V
(CLIPS AT 2.2A)

PLACEMENT_NOTES:
Place close to SMC
(For R and C)

LCD Backlight Driver Input Current Sense / Filter




EDP Current: ??? A
Max Vdiff: ??? mV
WF: Verify LCD backlight current!

GAIN: 500X
SCALE: 0.2A / V
MAX VOUT: 3.32V
(CLIPS AT 0.66A)


PLACEMENT_NOTES:
Place close to SMC
(For R and C)

PAGE TITLE		SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
Voltage & Current Sensing			DRAWING NUMBER	051-8379	SIZE
Apple Inc.			REVISION	4.4.0	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			53 OF 110		
II NOT TO REPRODUCE OR COPY IT			SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			42 OF 73		
IV ALL RIGHTS RESERVED					


DCIN (AMON) Current Sense, RMUX & Filter




Battery (BMON) Current Sense, MUX & Filter




Chipset Regulators High-Side Current Sense / Filter



MCP VCore Current Sense Filter




MCP MEM VDD Current Sense / Filter




VERIFY ALL RESISTOR AND GAINS

CPU VCore Load Side Current Sense / Filter




PAGE TITLE		DRAWING NUMBER		SIZE	
Current Sensing		051-8379		D	
Apple Inc.		REVISION		4.4.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		54 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		43 OF 73	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor




SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		55 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		44 OF 73	
IV ALL RIGHTS RESERVED			

FAN CONNECTOR




SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE Fan			
DRAWING NUMBER 051-8379		SIZE D	
REVISION 4.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 56 OF 110		SHEET 45 OF 73	

IPD Flex Connector



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
WELLSPRING 1			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8379	D
		REVISION	
		BRANCH	
		PAGE	57 OF 110
		SHEET	46 OF 73



MCP89 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
41.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 MHz use FAST_READ command.

SYNC MASTER=K16 MLB SYNC DATE=07/07/2010

SPI ROM

Apple Inc.

DRAWING NUMBER: 051-8379 SIZE: D

REVISION: 4.4.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 61 OF 110
 SHEET: 47 OF 73

SPEAKER AMPLIFIERS

APN: 353S2888


SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB




SYNC MASTER=AUDIO		SYNC DATE=02/09/2010	
PAGE TITLE AUDIO: SPEAKER AMP			
DRAWING NUMBER 051-8379		SIZE D	
REVISION 4.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 66 OF 110		SHEET 48 OF 73	


MLB TO LIO POWER CABLE CONNECTOR




APN: 518S0519
CRITICAL
J6903
78171-0002
M-RT-SM




SPKR



SIL ON MLB FOR DEVELOPMENT ONLY




S3 AND S0 INDICATOR LEDS FOR DEVELOPMENT ONLY




HALL EFFECT PADS

BATTERY CONNECTOR




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator



$$V_{out} = 1.25V * (1 + R_a / R_b)$$

SYNC MASTER=K84 MLB		SYNC DATE=11/09/2009	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



This node is powered through body diodes:
 * DCIN through Q7080.
 * FBUS through Q7085.
 * Charger TOP FETs and Q7055.

Reverse-Current Protection

Inrush Limiter


Max Current = 8A

f = 400 kHz


* R7051 HAS 2.2OHM TO COMPENSATE UNBALANCED VOLTAGE DUE TO DIFFERENT CURRENT ON _P AND _N. (FROM INTERSIL)

SYNC MASTER=K6.MLB		SYNC DATE=11/09/2009	
PAGE TITLE PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER 051-8379	SIZE D
		REVISION 4.4.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 70 OF 110	SHEET 50 OF 73

K6 NOTES : L7030 CHANGED BACK TO K24 IND DUE TO LAYOUT



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE			
5V / 3.3V Power Supply			
DRAWING NUMBER	051-8379	SIZE	D
REVISION	4.4.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	72 OF 110	SHEET	51 OF 73



Use LVDDR3:YES for fixed 1.35V operation or LVDDR3:NO for fixed 1.5V operation.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0331	1	RES,15K,1%,1/16W,MF-LF,0402	R7321	CRITICAL	LVDDR3:NO

SYNC MASTER=K16 MLB SYNC DATE=07/07/2010

1.5V/1.35V LVDDR3 Supply

Apple Inc.


DRAWING NUMBER: 051-8379 SIZE: D

REVISION: 4.4.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 73 OF 110
 SHEET: 52 OF 73

IMVP6 CPU VCore REGULATOR



PWM FREQ. = 400KHZ
MAX CURRENT = 18A


$OCP = 21.5MV / R7480 + 3.1A$
 $VPMON = 90 \times R7480 \times VO \times IO$
 $18A @ 1V = 1.62V$
 $LOAD LINE = R7480 \times 6 / (500U \times R7414)$

Reference	MIN_LINE_WIDTH	MIN_NECK_WIDTH
53 IMVP6_LL	1.5 MM	0.20 MM
53 IMVP6_VBST	0.25 MM	0.20 MM
53 IMVP6_DRVH	1.5 MM	0.20 MM
53 IMVP6_DRVL	1.5 MM	0.20 MM
53 IMVP6_VBST_RC	1.5 MM	0.20 MM

Reference	MIN_LINE_WIDTH	MIN_NECK_WIDTH
53 GND_IMVP6_SGND	0.50 MM	0.20 MM
53 IMVP6_DROOP	0.25 MM	0.20 MM

Reference	MIN_LINE_WIDTH	MIN_NECK_WIDTH
53 IMVP6_THERM	0.25 MM	0.20 MM
53 IMVP6_ISLEW	0.25 MM	0.20 MM
53 PP1V7_S0_IMVP6_VREF	0.25 MM	0.20 MM
53 PP5V_S0_IMVP6_V5FILT	0.25 MM	0.20 MM

SYNC MASTER=POWER		SYNC DATE=07/13/2005	
PAGE TITLE IMVP6 CPU VCore Regulator			
Apple Inc.		DRAWING NUMBER 051-8379	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 4.4.0	BRANCH
		PAGE 74 OF 110	SHEET 53 OF 73




$$V_{imon} = 31 * I_o * R_{7525} * (1 + R_{7575}/R_{7573})$$

$$OCP = R_{7569} \times 10UA / (R_{7525} \times (1 + R_{7575} / R_{7573}))$$

VID<3:0>	VOLTAGE
1100	0.9750V
1101	0.9625V
1110	0.9500V
1111	0.9375V
0000	0.9250V
0001	0.9125V
0010	0.9000V
0011	0.8875V
0100	0.8750V
0101	0.8625V
0110	0.8500V
0111	0.8375V
1000	0.8250V
1001	0.8125V
1010	0.8000V
1011	0.7875V


K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27

SYNC MASTER=K6.MLB		SYNC DATE=12/11/2009	
MCP VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8379	D
		REVISION	4.4.0
		PAGE	75 OF 110
		SHEET	54 OF 73




SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
CPUVTT (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1.5V S0 Regulator




5.0V S5 IPD LDO



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3034	1	IC,LDO,MIC5235,5V,14,150MA,SOT23-5	U7760		IPD_5V:S5_EXT


1.05V S0 MCP PLL LDO



BOMOPTIONS :


MCPPLL_R:LDO - 1.05V S0 USED FOR MCP PLL LDO POWER.
MCPPLL_LDO - STUFFS U7740 AND RELATED CIRCUITRY.
TO USE U7740, MCPPLL_R:LDO AND MCPPLL_LDO MUST BE ACTIVE.
TO USE 1.05V S0, MCPPLL_R:REG MUST BE ACTIVE, MCPPLL_LDO CAN BE ACTIVE, MCPPLL_R:LDO MUST BE INACTIVE.

MCP 0.9V S5 (AUXC) Switcher




SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	051-8379
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		PAGE	77 OF 110
		SHEET	56 OF 73


S5 Rail Enables & PGOOD




S3 Rail Enables



ENET Rail Enables




S0 Rail Enables




VTT Rail Enable

VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).




S0 Rail PGOOD Circuitry

S0 Rail PGOOD (ISL Version)




S0 Rail PGOOD (BJT Version)



Power Control Signals


State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

ISL6259 Frequency Select



WLAN Enable Generation

WLAN = (*S3* && *AP_PWR_EN* && (*AC* || *S0*))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.
 NOTE: *AC* term valid only when Q7891 is stuffed



SYNC_MASTER=K16_MLB SYNC_DATE=07/07/2010

Power Sequencing

Apple Inc.


DRAWING NUMBER: 051-8379 SIZE: D

REVISION: 4.4.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 78 OF 110 SHEET: 57 OF 73


3.3V S3 FET



Q7910

Part	FDC638P
Type	P-Channel
Rds(on)	65 mOhm @2.5V
ID(max)	2.0 A @85C
Loading	1.274 A (EDP)


3.3V ENET Switch



U7980

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ
	50 mOhm Max
I(max)	2 A
Loading	0.4 A (EDP)


3.3V S0 FET



Q7930

Part	TPCP8102
Type	P-Channel
Rds(on)	14 mOhm @4.5V
ID(max)	7.2 A @85C
Loading	3.294 A (EDP)


0.9V ENET FET



Q7990

Part	SI2312BDS
Type	N-Channel
Rds(on)	37 mOhm @2.5V
ID(max)	3.25 A @85C
Loading	0.140 A (EDP)

5V S0 FET



Q7940

Part	FDC638P
Type	P-Channel
Rds(on)	65 mOhm @2.5V
ID(max)	2.0 A @85C
Loading	0.100 A (EDP)

SYNC MASTER=K16 MLB SYNC DATE=07/07/2010

Power FETs

Apple Inc.

DRAWING NUMBER: 051-8379
REVISION: 4.4.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 79 OF 110
SHEET: 58 OF 73

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2


1

LCD Connector
Internal DP Connector: 518S0787

CRITICAL
J9000
CABLINE-CA
P-RT-SM




SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	90 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	59 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
External DisplayPort Support			
Apple Inc.		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	93 OF 110
		SHEET	60 OF 73

Port Power Switch



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	051-8379
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		PAGE	94 OF 110
		SHEET	61 OF 73




*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

FOR LP8543:
 STUFF R9741
 NO STUFF R9740, C9740, C9741, R9754

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG
353S2896	1	IC,LP8545,LED BKLT CTRLR,PRODUCTIO,LLP24	U9701	CRITICAL	PROJ:K16
353S2967	1	IC,LP8545,LED BKLT CTRLR,LLP24,K99 VER	U9701	CRITICAL	PROJ:K99

10.2 ohm resistors for current measurement on LED strings.


SYNC MASTER=K16 MLB		SYNC DATE=03/31/2010	
LCD Backlight Driver			
Apple Inc.		DRAWING NUMBER	051-8379
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.4.0
		PAGE	97 OF 110
		SHEET	62 OF 73



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE LCD Backlight Support			
DRAWING NUMBER 051-8379		SIZE D	
REVISION 4.4.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 98 OF 110		SHEET 63 OF 73	

ADDITIONAL CPU VCORE HF DECOUPLING

40x 1uF 0402



SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
Additional CPU/GPU Decoupling			
	DRAWING NUMBER	051-8379	SIZE
	REVISION	4.4.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		99 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 73	
IV ALL RIGHTS RESERVED			

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
 Signals within each 4x group should be matched within 5 ps of strobe.
 DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 135 ps.
 Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

FSB 2X signals / groups shown in signal table on right.
 Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 270 ps.
 Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADTSB#.

FSB 1X signals shown in signal table on right.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1
 SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCsense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1
 SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTR0	FSB_55S	FSB_ADSTR	FSB ADSTR L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTR1	FSB_55S	FSB_ADSTR	FSB ADSTR L<1>	7 10 14
FSB_1X	FSB_55S	FSB_1X	FSB ADS L	7 10 14
FSB_BREQ0_L	FSB_55S	FSB_1X	FSB BREQ0 L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB BNR L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB BPRI L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB DBSY L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB DEFER L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB DRDY L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB HIT L	7 10 14
FSB_1X	FSB_55S	FSB_1X	FSB HITM L	7 10 14
FSB_1X	FSB_55S	FSB_1X	FSB LOCK L	7 10 14
FSB_CPURST_L	FSB_55S	FSB_1X	FSB CPURST L	10 13 14
FSB_1X	FSB_55S	FSB_1X	FSB RS L<2..0>	10 14
FSB_1X	FSB_55S	FSB_1X	FSB TRDY L	10 14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU A20M L	10 14
CPU_BSEL	CPU_55S	CPU_AGTL	CPU BSEL<2..0>	9 10
CPU_FERR_L	CPU_55S	CPU_8MIL	CPU FERR L	10 14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU IGNE L	10 14
CPU_INIT_L	CPU_55S	CPU_AGTL	CPU INIT L	10 14
CPU_ASYNC_R	CPU_55S	CPU_AGTL	CPU INTR	10 14
CPU_ASYNC_R	CPU_55S	CPU_AGTL	CPU NMI	10 14
CPU_PROCHOT_L	CPU_55S	CPU_AGTL	CPU PROCHOT L	10 14 39
CPU_PWRGD	CPU_55S	CPU_AGTL	CPU PWRGD	10 13 14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU SMI L	10 14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU STPCLK L	10 14
PM_THERMTRIP_L	CPU_55S	CPU_8MIL	PM THERMTRIP L	10 14 39
FSB_CPUSLP_L	CPU_55S	CPU_AGTL	FSB CPUSLP L	10 14
CPU_PROM_SB	CPU_55S	CPU_AGTL	CPU DPSLP L	10 14
CPU_DPRSTP_L	CPU_55S	CPU_AGTL	CPU DPRSTP L	10 14 53
CPU_ASYNC	CPU_55S	CPU_AGTL	FSB DPWR L	10 14
FSB_CLK_CPUH	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10 14
FSB_CLK_CPUH	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13 14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14
CPU_IERR_L	CPU_55S	CPU_55S	CPU IERR L	10
PM_DPRSLPVR	CPU_55S	CPU_AGTL	PM DPRSLPVR	14 53
(See above)	CPU_55S	CPU_AGTL	IMVP DPRSLPVR	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 33
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 33
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 33
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 33
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 33
XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L	10 33
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 33
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	10 33
(FSB_CPURST_I)	CPU_55S	CPU_ITP	XDP CPURST L	13
	CPU_55S	CPU_8MIL	CPU VID<6..0>	11 12 53
	CPU_55S	CPU_8MIL	IMVP6 VID<6..0>	12
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 53
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 53
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	53
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	53

SYNC MASTER=K16 MLB SYNC DATE=07/07/2010

CPU/FSB Constraints

Apple Inc.

DRAWING NUMBER: 051-8379 SIZE: D

REVISION: 4.4.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 110 SHEET: 65 OF 73

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NV DG says 3x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 2x inner, 4x outer
 NV DG says 4x inner, 5x outer

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

DDR3:
 DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 360 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 CMD/CTRL signals should be matched within 150 ps.
 All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CKE	MEM_50S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CNTRL	MEM_50S	MEM_CTRL	MEM A CS L<3..0>
MEM_A_CNTRL	MEM_50S	MEM_CTRL	MEM A ODT<3..0>
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DM<0>
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DM<1>
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DM<2>
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DM<3>
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DM<4>
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DM<5>
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DM<6>
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CKE	MEM_50S	MEM_CTRL	MEM B CKE<3..0>
MEM_B_CNTRL	MEM_50S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_50S	MEM_CTRL	MEM B ODT<3..0>
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B A<15..0>
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DM<0>
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DM<1>
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DM<2>
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DM<3>
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DM<4>
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DM<5>
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DM<6>
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DM<7>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND

MEM_A/B_CKE EC SET NAME IS CHANGED ON K6, CANNOT SYNC THIS PAGE FROM T27

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
PAGE TITLE			
Memory Constraints			
DRAWING NUMBER		SIZE	
051-8379		D	
REVISION		BRANCH	
4.4.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
101 OF 110		66 OF 73	

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				
MCP_PEX_COMP	*	8 MIL	?				

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	*	20 MIL	?	CRT	CRT	*	CRT_2CRT
CRT_2CRT	*	15 MIL	?				
CRT_2CLK	*	50 MIL	?				
CRT_2SWITCHER	*	250 MIL	?				
CRT_SYNC	*	=4x_DIELECTRIC	?				
MCP_DAC_COMP	*	=2x_DIELECTRIC	?				

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils.
 NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max trace length: LVDS 10 inches, DP 8.5 inches.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.2

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=3x_DIELECTRIC	?	SATA	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_TERMP	*	8 MIL	?				

SATA intra-pair matching should be 1 ps.

Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.6

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
	PCIE_90D	PCIE	PEG R2D P<15..0>	
	PCIE_90D	PCIE	PEG R2D N<15..0>	
	PCIE_90D	PCIE	PEG R2D C P<15..0>	
	PCIE_90D	PCIE	PEG R2D C N<15..0>	
	PCIE_90D	PCIE	PEG D2R P<15..0>	
	PCIE_90D	PCIE	PEG D2R N<15..0>	
	PCIE_90D	PCIE	PEG D2R C P<15..0>	
	PCIE_90D	PCIE	PEG D2R C N<15..0>	
	PCIE_90D	PCIE	PCIE AP R2D P	7 34
	PCIE_90D	PCIE	PCIE AP R2D N	7 34
	PCIE_90D	PCIE	PCIE AP R2D C P	16 34
	PCIE_90D	PCIE	PCIE AP R2D C N	16 34
	PCIE_90D	PCIE	PCIE AP D2R P	7 16 34
	PCIE_90D	PCIE	PCIE AP D2R N	7 16 34
	PCIE_90D	PCIE	PCIE ENET R2D P	
	PCIE_90D	PCIE	PCIE ENET R2D N	
	PCIE_90D	PCIE	PCIE ENET R2D C P	
	PCIE_90D	PCIE	PCIE ENET R2D C N	
	PCIE_90D	PCIE	PCIE ENET D2R P	
	PCIE_90D	PCIE	PCIE ENET D2R N	
	PCIE_90D	PCIE	PCIE ENET D2R C P	
	PCIE_90D	PCIE	PCIE ENET D2R C N	
	PCIE_90D	PCIE	PCIE FW R2D P	
	PCIE_90D	PCIE	PCIE FW R2D N	
	PCIE_90D	PCIE	PCIE FW R2D C P	
	PCIE_90D	PCIE	PCIE FW R2D C N	
	PCIE_90D	PCIE	PCIE FW D2R P	
	PCIE_90D	PCIE	PCIE FW D2R N	
	PCIE_90D	PCIE	PCIE FW D2R C P	
	PCIE_90D	PCIE	PCIE FW D2R C N	
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P	9 16
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N	9 16
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP P	7 16 34
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP N	7 16 34
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	
	MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP PEX0 TERMP	16
	CRT_RED	CRT_50S	CRT IG R C PR	
	CRT_GREEN	CRT_50S	CRT IG G Y Y	
	CRT_BLUE	CRT_50S	CRT IG B COMP PB	
	CRT_SYNC	CRT_50S	CRT IG HSYNC	
	CRT_SYNC	CRT_50S	CRT IG VSYNC	
	MCP_DAC_RSET	MCP_DAC_COMP	MCP TV DAC RSET	
	MCP_DAC_VREF	MCP_DAC_COMP	MCP TV DAC VREF	
	DP_INT_ML	DP_90D	DISPLAYPORT DP IG ML1 P<1..0>	9 17
	DP_INT_ML	DP_90D	DISPLAYPORT DP IG ML1 N<1..0>	9 17
	DP_INT_AUX_CH	DP_90D	DISPLAYPORT DP IG AUX CH1 P	9 17
	DP_INT_AUX_CH	DP_90D	DISPLAYPORT DP IG AUX CH1 N	9 17
	DP_EXT_ML	DP_90D	DISPLAYPORT DP IG ML0 P<3..0>	9 17
	DP_EXT_ML	DP_90D	DISPLAYPORT DP IG ML0 N<3..0>	9 17
	DP_EXT_AUX_CH	DP_90D	DISPLAYPORT DP IG AUX CH0 P	9 17
	DP_EXT_AUX_CH	DP_90D	DISPLAYPORT DP IG AUX CH0 N	9 17
	MCP_TMDS0_RSET	MCP_DV_COMP	MCP TMDS0 RSET	17 24
	MCP_TMDS0_VPROBE	MCP_DV_COMP	MCP TMDS0 VPROBE	17 24
	LVDS_IG_A_CLK	LVDS_100D	LVDS IG A CLK P	
	LVDS_IG_A_CLK	LVDS_100D	LVDS IG A CLK N	
	LVDS_IG_A_DATA	LVDS_100D	LVDS IG A DATA P<2..0>	
	LVDS_IG_A_DATA	LVDS_100D	LVDS IG A DATA N<2..0>	
	LVDS_IG_A_DATA3	LVDS_100D	LVDS IG A DATA P<3>	
	LVDS_IG_A_DATA3	LVDS_100D	LVDS IG A DATA N<3>	
	LVDS_IG_B_CLK	LVDS_100D	LVDS IG B CLK P	
	LVDS_IG_B_CLK	LVDS_100D	LVDS IG B CLK N	
	LVDS_IG_B_DATA	LVDS_100D	LVDS IG B DATA P<2..0>	
	LVDS_IG_B_DATA	LVDS_100D	LVDS IG B DATA N<2..0>	
	LVDS_IG_B_DATA3	LVDS_100D	LVDS IG B DATA P<3>	
	LVDS_IG_B_DATA3	LVDS_100D	LVDS IG B DATA N<3>	
	MCP_IFPAB_RSET	MCP_DV_COMP	MCP IFPAB RSET	17 24
	MCP_IFPAB_VPROBE	MCP_DV_COMP	MCP IFPAB VPROBE	17 24
	SATA_HDD_R2D	SATA_90D	SATA HDD R2D C P	18 35
	SATA_HDD_R2D	SATA_90D	SATA HDD R2D C N	18 35
	SATA_HDD_R2D	SATA_90D	SATA HDD R2D P	7 35
	SATA_HDD_R2D	SATA_90D	SATA HDD R2D N	7 35
	SATA_HDD_D2R	SATA_90D	SATA HDD D2R P	18 35
	SATA_HDD_D2R	SATA_90D	SATA HDD D2R N	18 35
	SATA_HDD_D2R	SATA_90D	SATA HDD D2R C P	7 35
	SATA_HDD_D2R	SATA_90D	SATA HDD D2R C N	7 35
	SATA_ODD_R2D	SATA_90D	SATA ODD R2D C P	9 18
	SATA_ODD_R2D	SATA_90D	SATA ODD R2D C N	9 18
	SATA_ODD_R2D	SATA_90D	SATA ODD R2D P	9
	SATA_ODD_R2D	SATA_90D	SATA ODD R2D N	9
	SATA_ODD_D2R	SATA_90D	SATA ODD D2R P	9 18
	SATA_ODD_D2R	SATA_90D	SATA ODD D2R N	9 18
	SATA_ODD_D2R	SATA_90D	SATA ODD D2R C P	9 18
	SATA_ODD_D2R	SATA_90D	SATA ODD D2R C N	9 18
	MCP_SATA_TERMP	SATA_TERMP	MCP SATA TERMP	18

SYNC MASTER=K16 MLB SYNC DATE=07/07/2010

MCP Constraints 1

Apple Inc.

DRAWING NUMBER: 051-8379 SIZE: D

REVISION: 4.4.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 102 OF 110 SHEET: 67 OF 73

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAIS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.11

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.12

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
LPC_AD	LPC_55S	LPC	LPC AD<3..0>	7 19 38 40
LPC_FRAME_L	LPC_55S	LPC	LPC FRAME L	7 19 38 40
LPC_RESET_L	LPC_55S	LPC	LPC RESET L	19 25
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	19 25
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	25 38
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	7 25 40
USB_EXTN	USB_90D	USB	USB EXTN P	18 36
	USB_90D	USB	USB EXTN N	18 36
	USB_90D	USB	USB EXTN MUXED P	36 71
	USB_90D	USB	USB EXTN MUXED N	36 71
USB_MINI	USB_90D	USB	USB MINI P	9 18
	USB_90D	USB	USB MINI N	9 18
USB_EXTD	USB_90D	USB	USB EXTD P	7 18 37
	USB_90D	USB	USB EXTD N	7 18 37
USB_CAMERA	USB_90D	USB	USB CAMERA P	7 18 37
	USB_90D	USB	USB CAMERA N	7 18 37
USB_BT	USB_90D	USB	USB BT P	7 18 34
	USB_90D	USB	USB BT N	7 18 34
USB_TPAD	USB_90D	USB	USB TPAD P	18 46 71
	USB_90D	USB	USB TPAD N	18 46 71
USB_IR	USB_90D	USB	USB IR P	
	USB_90D	USB	USB IR N	
USB_EXTR	USB_90D	USB	USB EXTB P	
	USB_90D	USB	USB EXTB N	
USB_T57	USB_90D	USB	USB T57 P	
	USB_90D	USB	USB T57 N	
USB_EXTC	USB_90D	USB	USB EXTC P	9 18
	USB_90D	USB	USB EXTC N	9 18
USB_SDCARD	USB_90D	USB	USB SDCARD P	9 18
	USB_90D	USB	USB SDCARD N	9 18
USB_WM	USB_90D	USB	USB WM P	
	USB_90D	USB	USB WM N	
MCP_USB_RBIAIS	MCP_USB_RBIAIS		MCP USB RBIAIS GND	18
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS MCP 0 CLK	19 41
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS MCP 0 DATA	19 41
(SMBUS_SMC_MGMT_SCL)	SMB_55S	SMB	SMBUS MCP 1 CLK	19 41
(SMBUS_SMC_MGMT_SDA)	SMB_55S	SMB	SMBUS MCP 1 DATA	19 41
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK	7 19 37
	HDA_55S	HDA	HDA BIT CLK R	19
HDA_SYNC	HDA_55S	HDA	HDA SYNC	7 19 37
	HDA_55S	HDA	HDA SYNC R	19
HDA_RST_L	HDA_55S	HDA	HDA RST R L	19
	HDA_55S	HDA	HDA RST L	7 19 37
HDA_SDIN0	HDA_55S	HDA	HDA SDIN0	7 19 37
	HDA_55S	HDA	HDA SDIN CODEC	
HDA_SDOUT	HDA_55S	HDA	HDA SDOUT	7 19 37
	HDA_55S	HDA	HDA SDOUT R	19
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP HDA PULLDN COMP	19
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK R	19 25
	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK	25 38
SPI_CLK	SPI_55S	SPI	SPI CLK R	19 40
	SPI_55S	SPI	SPI CLK	40
SPI_MOSI	SPI_55S	SPI	SPI MOSI R	19 40
	SPI_55S	SPI	SPI MOSI	40
SPI_MISO	SPI_55S	SPI	SPI MISO	19 40
SPI_CS0	SPI_55S	SPI	SPI CS0 R L	19 40
	SPI_55S	SPI	SPI CS0 L	40
	SPI_55S	SPI	SPI MLB CLK	40 47
	SPI_55S	SPI	SPI MLB MOSI	40 47
	SPI_55S	SPI	SPI MLB MISO	40 47
	SPI_55S	SPI	SPI MLB CS L	40 47
	SPI_55S	SPI	SPI ALT CLK	7 40
	SPI_55S	SPI	SPI ALT MOSI	7 40
	SPI_55S	SPI	SPI ALT MISO	7 40
	SPI_55S	SPI	SPI ALT CS L	7 40

SYNC MASTER=K16 MLB SYNC DATE=07/07/2010

MCP Constraints 2

Apple Inc.

DRAWING NUMBER: 051-8379 SIZE: D

REVISION: 4.4.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 103 OF 110

SHEET: 68 OF 73

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

SD Card Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

RGMII Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO
ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK R
	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK
	ENET_MII_55S	ENET_MII	ENET_RXD<3..0>
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<0>
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<0>
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL
	ENET_MII_55S	ENET_MII	ENET_RESET_L

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>
	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SD_DATA	SD_55S	SD_INTERFACE	SD D<4..0>
	SD_55S	SD_INTERFACE	SDCONN DATA<4..0>
	SD_55S	SD_INTERFACE	BCM57765_CR_DATA<4>
SD_DATA_B	SD_55S	SD_INTERFACE	SD D<7..5>
	SD_55S	SD_INTERFACE	SDCONN DATA<7..5>
	SD_55S	SD_INTERFACE	BCM57765_CR_DATA<7..5>
SD_CLK	SD_55S	SD_INTERFACE	SD_CLK
	SD_55S	SD_INTERFACE	SD_CLK R
	SD_55S	SD_INTERFACE	SDCONN_CLK
SD_CMD	SD_55S	SD_INTERFACE	SD_CMD
	SD_55S	SD_INTERFACE	SDCONN_CMD
	SD_55S	SD_INTERFACE	BCM57765_CR_CMD

NOTE: SD_D<7..5> are different to support BCM5764M/BCM57765 co-layout.

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
Ethernet Constraints			
		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	104 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	69 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 55G	250R	SMBUS_SMC_A_S3_SCL	41
SMBUS_SMC_A_S3_SDA	SMB 55G	250R	SMBUS_SMC_A_S3_SDA	41
SMBUS_SMC_B_S0_SCL	SMB 55G	250R	SMBUS_SMC_B_S0_SCL	41
SMBUS_SMC_B_S0_SDA	SMB 55G	250R	SMBUS_SMC_B_S0_SDA	41
SMBUS_SMC_O_S0_SCL	SMB 55G	250R	SMBUS_SMC_O_S0_SCL	41
SMBUS_SMC_O_S0_SDA	SMB 55G	250R	SMBUS_SMC_O_S0_SDA	41
SMBUS_SMC_BSA_SCL	SMB 55G	250R	SMBUS_SMC_BSA_SCL	7 41
SMBUS_SMC_BSA_SDA	SMB 55G	250R	SMBUS_SMC_BSA_SDA	7 41
SMBUS_SMC_MGMT_SCL	SMB 55G	250R	SMBUS_SMC_MGMT_SCL	41
SMBUS_SMC_MGMT_SDA	SMB 55G	250R	SMBUS_SMC_MGMT_SDA	41

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	50
	1TO1_DIFFPAIR		CHGR_CSI_N	50
	1TO1_DIFFPAIR		CHGR_CSI_R_P	50
	1TO1_DIFFPAIR		CHGR_CSI_R_N	50
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	50
	1TO1_DIFFPAIR		CHGR_CSO_N	50
	1TO1_DIFFPAIR		CHGR_CSO_R_P	43 50
	1TO1_DIFFPAIR		CHGR_CSO_R_N	43 50

D

D

C

C

B

B

A

A

SYNC_MASTER=K16_MLB		SYNC_DATE=07/07/2010	
SMC Constraints			
		DRAWING NUMBER	SIZE
		051-8379	D
		REVISION	
		4.4.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		106 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		70 OF 73	

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=1:1_SPACING	?
THERM	*	=1:1_SPACING	?
AUDIO	*	=1:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
MEM_POWER	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_POWER	*	PWR_P2MM
MEM_CMD	MEM_POWER	*	PWR_P2MM
MEM_CTRL	MEM_POWER	*	PWR_P2MM
MEM_DATA	MEM_POWER	*	PWR_P2MM
MEM_DQS	MEM_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SD CARD READER LAYOUT RELAXATIONS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S_OVERRIDE	*	VERRIDE	=STANDARD_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE

MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	5.8 MM_OVERRIDE	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_MEM_COMP_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_MII_COMP_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_USB_RBIAIS_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	*	VERRIDE	VERRIDE	0.25 MM_OVERRIDE	250 MIL_OVERRIDE	VERRIDE	VERRIDE

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
(USB_EXT_A)	USB_90D	USB	USB EXT_A MUXED P
(USB_EXT_A)	USB_90D	USB	USB EXT_A MUXED N
(USB_EXT_A)	USB_90D	USB	USB LT1 P
(USB_EXT_A)	USB_90D	USB	USB LT1 N
(USB_TPAD)	USB_90D	USB	USB TPAD P
(USB_TPAD)	USB_90D	USB	USB TPAD N
(USB_TPAD)	USB_90D	USB	USB TPAD CONN P
(USB_TPAD)	USB_90D	USB	USB TPAD CONN N
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	I2C SMC SMS SDA R
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	I2C SMC SMS SCL R
	SMB_55S	SMB	I2C TCON SCL
	SMB_55S	SMB	I2C TCON SDA
	SMB_55S	SMB	I2C TCON SCL CONN
	SMB_55S	SMB	I2C TCON SDA CONN

Graphics Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
	DP_90D	DISPLAYPORT	DP INT ML P<1..0>
	DP_90D	DISPLAYPORT	DP INT ML N<1..0>
	DP_90D	DISPLAYPORT	DP INT ML C P<1..0>
	DP_90D	DISPLAYPORT	DP INT ML C N<1..0>
	DP_90D	DISPLAYPORT	DP INT ML F P<1..0>
	DP_90D	DISPLAYPORT	DP INT ML F N<1..0>
	DP_90D	DISPLAYPORT	DP INT AUX CH C P
	DP_90D	DISPLAYPORT	DP INT AUX CH C N
	DP_90D	DISPLAYPORT	DP INT AUX CH P
	DP_90D	DISPLAYPORT	DP INT AUX CH N
(DP_EXT_ML)	DP_90D	DISPLAYPORT	DP EXT ML P<3..0>
	DP_90D	DISPLAYPORT	DP EXT ML N<3..0>
	DP_90D	DISPLAYPORT	DP EXT ML C P<3..0>
	DP_90D	DISPLAYPORT	DP EXT ML C N<3..0>
	DP_90D	DISPLAYPORT	DP EXT ML F P<3..0>
	DP_90D	DISPLAYPORT	DP EXT ML F N<3..0>
(DP_EXT_AUX_CH)	DP_90D	DISPLAYPORT	DP EXT AUX CH C P
	DP_90D	DISPLAYPORT	DP EXT AUX CH C N

Power Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
CPHTHMSNS_D2	THERM_1T01_55S	THERM	DRAMTHMSNS D2 P
	THERM_1T01_55S	THERM	DRAMTHMSNS D2 N
CPU_THERMD	THERM_1T01_55S	THERM	CPU_THERMD P
	THERM_1T01_55S	THERM	CPU_THERMD N
MCPTHMSNS_D2	THERM_1T01_55S	THERM	MLBR THMDIODE P
	THERM_1T01_55S	THERM	MLBR THMDIODE N
MCP_THMDIODE	THERM_1T01_55S	THERM	MCP_THMDIODE P
	THERM_1T01_55S	THERM	MCP_THMDIODE N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS 1V5 S3 P
	SENSE_1T01_55S	SENSE	ISNS 1V5 S3 N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS AIRPORT P
	SENSE_1T01_55S	SENSE	ISNS AIRPORT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS CSREG P
	SENSE_1T01_55S	SENSE	ISNS CSREG N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD P
	SENSE_1T01_55S	SENSE	ISNS HDD N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT P
	SENSE_1T01_55S	SENSE	ISNS LCDBKLT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVTT50 CS P
	SENSE_1T01_55S	SENSE	CPUVTT50 CS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	IMVP6 CS P
	SENSE_1T01_55S	SENSE	IMVP6 CS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	IMVP6 CS R P
	SENSE_1T01_55S	SENSE	IMVP6 CS R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPU VTTSENSE P
	SENSE_1T01_55S	SENSE	CPU VTTSENSE N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	MCPCORE0 VSEN P
	SENSE_1T01_55S	SENSE	MCPCORE0 VSEN N
	MEM_POWER		PP1V5R1V35 S3
	SB_POWER		PP3V3 S5
	SB_POWER		PP3V3 S0
	SB_POWER		PP1V5 S0
	GND		GND

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR P
	DIFFPAIR	AUDIO	SPKRAMP_INR N
MAX98300_R	DIFFPAIR	AUDIO	MAX98300 R P
	DIFFPAIR	AUDIO	MAX98300 R N

SYNC MASTER=K16_MLB SYNC DATE=07/07/2010

PAGE TITLE: K16/K99 Specific Constraints

Apple Inc. DRAWING NUMBER: 051-8379 SIZE: D

REVISION: 4.4.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 108 OF 110 SHEET: 71 OF 73

8

7

6

5

4

3

2

1

K99 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS				BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.100 MM	0.076 MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
27P4_OHM_SE	ISL3, ISL10	Y	0.250 MM	0.250 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.250 MM	0.250 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.140 MM	0.140 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.090 MM	0.090 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.076 MM	0.076 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.155 MM	0.155 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.109 MM	0.109 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.125 MM	0.125 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
75_OHM_DIFF	TOP, BOTTOM	Y	0.160 MM	0.160 MM		0.160 MM	0.160 MM
75_OHM_DIFF	ISL3, ISL10	Y	0.120 MM	0.120 MM		0.140 MM	0.140 MM
75_OHM_DIFF	ISL4, ISL9	Y	0.140 MM	0.140 MM		0.140 MM	0.140 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
95_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
95_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL3, ISL10	Y	0.075 MM	0.075 MM		0.300 MM	0.300 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.28:1_SPACING	*	0.228 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V5_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NB_STATIC	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
1.5X_DIELECTRIC	*	0.105 MM	?
5X_DIELECTRIC	*	0.350 MM	?

SYNC MASTER=K16 MLB		SYNC DATE=07/07/2010	
K99 RULE DEFINITIONS			
		DRAWING NUMBER	051-8379
		REVISION	4.4.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	109 OF 110
		SHEET	72 OF 73

