

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K74 MLB


REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
A	0000891242	PRODUCTION RELEASED		2010-04-13

LAST_MODIFIED= Tue Apr 13 17:17:57 2010

Page	Contents	Sync	Page	Contents	Sync
1	Table of Contents	K74_MASTER	49	SMBus Connections	DAVE
2	System Block Diagram	K74_MASTER	50	CPU/GPU POWER SENSE	K74_MASTER
3	Power Block Diagram	K74_MASTER	51	HDD TEMP SENSE	K74_MASTER
4	BOM Configuration	K74_MASTER	52	REMOTE TEMP/POWER SENSORS	NICK
5	Power Conn / Alias	K74_MASTER	53	HD AND OD FAN	K74_MASTER
6	Holes	K74_MASTER	54	CPU FAN & AMBIENT SENSE	K74_MASTER
7	UNUSED SIGNAL ALIAS	K74_MASTER	55	SPI ROM	K23F
8	Signal Aliases	K74_MASTER	56	AUDIO: CODEC/REGULATOR	BRECE
9	CPU DMI/PEG/FDI/RSVD	K74_MASTER	57	AUDIO: FILTER/BUFFER	BRECE
10	CPU CLOCK/MISC/JTAG	K74_MASTER	58	AUDIO: SPEAKER AMP_1	BRECE
11	CPU DDR3 INTERFACES	K74_MASTER	59	AUDIO: SPEAKER AMP	BRECE
12	CPU POWER	K74_MASTER	60	Audio: MLB to I/O Conn.	BRECE
13	CPU GROUNDS	K74_MASTER	61	AUDIO: Detects/Grounding	BRECE
14	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	NICK	62	AUDIO: Mikey	BRECE
15	CPU NON-GFX DECOUPLING	NICK	63	POWER SEQUENCING ENABLES	K74_MASTER
16	CPU/PCH GFX DECOUPLING	K74_MASTER	64	POWER SEQUENCING PGOOD	K74_MASTER
17	PCH SATA/PCIE/CLK/LPC/SPI	NICK	65	VREG: PVPV CORE S0 CPU	K74_MASTER
18	PCH DMI/FDI/GRAPHICS	K74_MASTER	66	VREG: CPU CORE - PHASES 1-3	K74_MASTER
19	PCH PCI/FLASHCACHE/USB	NICK	67	VREG: CPU CORE - CAPS	K74_MASTER
20	PCH MISC	K23F	68	CPU VTT REGULATOR	NICK
21	PCH POWER	K23F	69	IBEX PEAK CORE	K74_MASTER
22	PCH GROUNDS	K23F	70	5V S3 / 3V3 S5 VREGS	NICK
23	PCH DECOUPLING	K74_MASTER	71	1.5V / 1.8V VREGS	K23F
24	EXTENDED DEBUG PORT(XDP)	NICK	72	3.42 G3HOT SUPPLY	K74_MASTER
25	CLOCK (CK505)	K23F	73	S3+S0 FETS	K74_MASTER
26	DDR3 RESET	MATT	74	MXM PCIE, DP & Power	K23F
27	CHIPSET SUPPORT	K74_MASTER	75	MXM I/O	K74_MASTER
28	DDR3 Vref Margining	MATT	76	MXM PCIE CAPS	K23F
29	MEMORY CAPS	K74_MASTER	77	Display: Aliases	K74_MASTER
30	DDR3 SO-DIMMs 0 & 2	K74_MASTER	78	Display: Int DP Connector	K74_MASTER
31	DDR3 SO-DIMM CONNECTOR B	K74_MASTER	79	DISPLAY: DP REDRIVER	DAVE
32	DDR3 ALIAS AND BITSWAPS	K74_MASTER	80	DISPLAYPORT CONNECTIONS	DAVE
33	PCI-E MiniCard Connector	K74_MASTER	81	Display: Ext DP Connector	K74_MASTER
34	USB HUB 1	K74_MASTER	82	K74/K75 RULE DEFINITIONS	K74_MASTER
35	USB HUB 2	K74_MASTER	83	Memory Constraints	K74_MASTER
36	Caesar II/IV Support	MASTER	84	PCIE/DMI/FDI/SATA CONSTRAINTS	K74_MASTER
37	Ethernet PHY (Caesar II/IV)	T27	85	IBEX PEAK CONSTRAINTS	K74_MASTER
38	Ethernet Connector	MASTER	86	ENET/SD/FW/AUD CONSTRAINTS	K74_MASTER
39	FireWire LLC/PHY (XIO2213B)	MASTER	87	GRAPHICS CONSTRAINTS	DAVE
40	FW: 1394B MISC	MASTER	88	SMC Constraints	TEMP
41	FIREWIRE CONNECTOR	MASTER	89	POWER CONSTRAINTS	K74_MASTER
42	SATA Connectors	K74_MASTER	90	PM RESETS ENABLES PGOOD CONST	K74_MASTER
43	EXTERNAL USB CONNECTORS	MASTER	91	K74/K75 ICT/FCT	K74_MASTER
44	Internal USB Connections	MASTER			
45	SD READER CONNECTOR	K74_MASTER			
46	SMC	K74_MASTER			
47	SMC Support	K74_MASTER			
48	LPC+SPI Debug Connector	K23F			



DRAWING
 TITLE=K22
 ABBREV=DRAWING
 LAST_MODIFIED= Tue Apr 13 17:17:57 2010

DRAWING TITLE		SCH, K74, MLB	
Apple Inc.	DRAWING NUMBER	051-8337	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 92	
IV ALL RIGHTS RESERVED.			



苹果笔记本维修交流群群号：325742634

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	2 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	2 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED.			



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SYNC MASTER=K74 MASTER SYNC DATE=N/A

Power Block Diagram

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 3 OF 110
 SHEET: 3 OF 92

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-1107	PCBA,MLB,DEV,K74	DEVELOPMENT,DEV_GROUP
639-0698	PCBA,MLB,K74,2.93GHZ,CKD	K74,2P93GHZ_CKD_CPU,BASIC,CLARKDALE_73W
639-0707	PCBA,MLB,K74,3.06GHZ,CKD	K74,3P06GHZ_CKD_CPU,BASIC,CLARKDALE_73W
639-0808	PCBA,MLB,K74,3.20GHZ,CKD	K74,3P20GHZ_CKD_CPU,BASIC,CLARKDALE_73W
639-0695	PCBA,MLB,K74,3.46GHZ,CKD	K74,3P46GHZ_CKD_CPU,BASIC,CLARKDALE_73W
639-0991	PCBA,MLB,K74,3.60GHZ,CKD	K74,3P60GHZ_CKD_CPU,BASIC,CLARKDALE_73W
639-0694	PCBA,MLB,K74,2.53GHZ,LFD	K74,2P53GHZ_LFD_CPU,BASIC,LYNNFIELD_82W

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	COMMON,ALTERNATE,XDP,MXM,XDP_CPU_BPM,PCH_VRM,BUF_CLK,HUB_USX2061,FW_TI_INT_VREG,BCM5764M,SD_USB,METAL_IO,PRODUCTION
DEV_GROUP	XDP_CONN,LPCPLUS,MOJOMUX,CPU_1V5_SENSE,VREFMRGN

CPU SOCKET & ILM SUB-BOMS

ALTERNATE SOCKET VENDORS MUST USE MATCHING ILM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0063	1	SOCKET,LGA1156,CPU-LF	U1000	CRITICAL	MOLEX_SOCKET
604-1161	1	ASSY,PURCHASED,ILM,MOLEX,K74	ILM	CRITICAL	MOLEX_SOCKET
511S0069	1	SOCKET,LGA1156,CPU-LF	U1000	CRITICAL	FOXCONN_SOCKET
604-1246	1	ASSY,PURCHASED,ILM,MOLEX,K74	ILM	CRITICAL	FOXCONN_SOCKET

BOM NUMBER	BOM NAME	BOM OPTIONS
607-6694	SUB ASSY,CPU SOCKET,K74,MOLEX	MOLEX_SOCKET
607-6693	SUB ASSY,CPU SOCKET,K74,FOXCONN	FOXCONN_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
607-6694	1	MOLEX CPU SOCKET AND ILM	SKT_ILM	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
607-6693	607-6694		SKT_ILM	FOXCONN ALTERNATE

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33783828	1	IC,IBEX PEAK PRQ,DESKTOP,PCBA,PCH,P425	U1800	CRITICAL	
35980157	1	IC,SLG2AP108,CLK GEN,CK505,QFN3	U2600	CRITICAL	BUF_CLK
341T0230	1	IC,EFI BOOTROM,K74/K75	U6100	CRITICAL	
33880765	1	IC,XIO2211ZAY,1394B_PCIE,PHY/LINK	U4100	CRITICAL	
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	
34380493	1	IC,BCM5764M,ENET,8X8	U3900	CRITICAL	BCM5764M
34380494	1	IC,BCM57765A,ENET&SD,8X8	U3900	CRITICAL	BCM57765
341T0269	1	ENET 1MBIT FLASH,CII,K74/K75	U3990	CRITICAL	BCM5764M
341T0246	1	ENET 1MBIT FLASH,CIV,K74/K75	U3990	CRITICAL	BCM57765

RAW: 33580663

CPU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33783837	1	CKD,Q3GR,Q8,2.93,73W,1333,C2,4M,LGA	CPU	CRITICAL	2P93GHZ_CKD_CPU
33783912	1	CKD,SLBTD,PRQ,3.06,73W,1333,K0,4M,LGA	CPU	CRITICAL	3P06GHZ_CKD_CPU
33783911	1	CKD,SLBUD,PRQ,3.20,73W,1333,K0,4M,LGA	CPU	CRITICAL	3P20GHZ_CKD_CPU
33783900	1	CKD,SLBTD,PRQ,3.46,73W,1333,C2,4M,LGA	CPU	CRITICAL	3P46GHZ_CKD_CPU
33783910	1	CKD,SLBTD,PRQ,3.60,73W,1333,K0,4M,LGA	CPU	CRITICAL	3P60GHZ_CKD_CPU
33783862	1	LFD,Q3C6,Q8,2.53,82W,1333,B1,8M,LGA	CPU	CRITICAL	2P53GHZ_LFD_CPU


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33783898	33783912	3P06GHZ_CKD_CPU	C2,PRQ,3.06 GHZ CKD	

K74 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8337	1	SCH,MLB,K74	SCH1		
820-2784	1	PCBF,MLB,K74	MLB1		
341T0231	1	IC,SMC,K74	U4900	CRITICAL	K74

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19780339	19780179		Y4190	FIREWIRE OSCILLATOR
12880298	12880293		C1670,C7260,C7444	

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
BOM Configuration			
 Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 4 OF 110	SHEET 4 OF 92

8

7

6

5

4

3

2

1


EMC: C600,C626,C627,C628,C629,C630,C631
PLACE AT J600.

"S0" RAILS

ONLY ON IN RUN

"S5" RAILS


ALWAYS ON WHEN UNIT HAS AC POWER AND IN S5



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
Power Conn / Alias			DRAWING NUMBER
Apple Inc.			051-8337
NOTICE OF PROPRIETARY PROPERTY:			REVISION
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			A.0.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			PAGE
II NOT TO REPRODUCE OR COPY IT			6 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET
IV ALL RIGHTS RESERVED			5 OF 92


CPU Heatsink

4mm Plated Holes (998-0850)




DIMM CONNECTOR NUTS

Nuts (805-9582)




PCH HEATSINK

MOUNTING ANCHORS (511-0057)




Rear Cover

Standoffs (860-1255)




Backer Plate


Nuts (835-0269)



For EMC

EMC Spring (870-1577); Near DIMMs



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
Holes			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 110
		SHEET	6 OF 92

UNUSED CPU SIGNALS

TP_CPU_RSVD<41..29> == NC_CPU_RSVD<41..29>
TP_CPU_RSVD<26..1> == NC_CPU_RSVD<26..1>
TP_CPU_FC_AE38 == NC_CPU_FC_AE38
TP_CPU_FC_AG40 == NC_CPU_FC_AG40

NC ON UNUSED PCI ALIASES

TP_PCI_AD<31..0> == NC_PCI_AD<31..0>
TP_PCI_C_BE_L<3..0> == NC_PCI_C_BE_L<3..0>
TP_PCI_PAR == NC_PCI_PAR
TP_PCI_RESET_L == NC_PCI_RESET_L
TP_PCIE_CLK100M_XDPP == NC_PCIE_CLK100M_XDPP
TP_PCIE_CLK100M_XDPN == NC_PCIE_CLK100M_XDPN
TP_DMI_CLK100M_LAP == NC_DMI_CLK100M_LAP
TP_DMI_CLK100M_LAN == NC_DMI_CLK100M_LAN
TP_LPC_DREQ1_L == NC_LPC_DREQ1_L
TP_LPC_DREQ0_L == NC_LPC_DREQ0_L

NC ON UNUSED NAND ALIASES

TP_NV_CE_L<3..0> == NC_NV_CE_L<3..0>
TP_NV_DQS<1..0> == NC_NV_DQS<1..0>
TP_NV_DQ<15..0> == NC_NV_DQ<15..0>
TP_NV_RCOMP == NC_NV_RCOMP
TP_NV_RB_L == NC_NV_RB_L
TP_NV_WR_RE_L<1..0> == NC_NV_WR_RE_L<1..0>
TP_NV_WE_CK_L<1..0> == NC_NV_WE_CK_L<1..0>
TP_NV_ALE == NC_NV_ALE
TP_NV_CLE == NC_NV_CLE

NC ON UNUSED MEM ALIASES

TP_MEM_A_CS_L<7..4> == NC_MEM_A_CS_L<7..4>
TP_MEM_A_DQ_CB<7..0> == NC_MEM_A_DQ_CB<7..0>
TP_MEM_A_DOS_N<8> == NC_MEM_A_DOSN<8>
TP_MEM_A_DOS_P<8> == NC_MEM_A_DOSP<8>
TP_MEM_B_CS_L<7..4> == NC_MEM_B_CS_L<7..4>
TP_MEM_B_DO_CB<7..0> == NC_MEM_B_DO_CB<7..0>
TP_MEM_B_DOS_N<8> == NC_MEM_B_DOSN<8>
TP_MEM_B_DOS_P<8> == NC_MEM_B_DOSP<8>

NC ON UNUSED MISC ALIASES

TP_HDA_SDIN1 == NC_HDA_SDIN1
TP_HDA_SDIN2 == NC_HDA_SDIN2
TP_HDA_SDIN3 == NC_HDA_SDIN3
TP_JTAG_XDP_TRST_L == NC_JTAG_XDP_TRST_L
TP_PCH_PWM0 == NC_PCH_PWM0
TP_PCH_PWM1 == NC_PCH_PWM1
TP_PCH_PWM2 == NC_PCH_PWM2
TP_PCH_PWM3 == NC_PCH_PWM3
TP_PCH_SST == NC_PCH_SST
SNS_CPU_THERMD_N == NC_SNS_CPU_THERMDN
SNS_CPU_THERMD_P == NC_SNS_CPU_THERMDP

NC ON UNUSED PCIE ALIASES

TP_PCIE_T28_D2R_N<3..0> == NC_PCIE_T28_D2RN<3..0>
TP_PCIE_T28_D2R_P<3..0> == NC_PCIE_T28_D2RP<3..0>
TP_PCIE_T28_R2D_C_N<3..0> == NC_PCIE_T28_R2D_CN<3..0>
TP_PCIE_T28_R2D_C_P<3..0> == NC_PCIE_T28_R2D_CP<3..0>
TP_PCIE_CLK100M_T28_N == NC_PCIE_CLK100M_T28N
TP_PCIE_CLK100M_T28_P == NC_PCIE_CLK100M_T28P
PCIE_EXCARD_D2R_P == NC_PCIE_EXCARD_D2RP
PCIE_EXCARD_D2R_N == NC_PCIE_EXCARD_D2RN
PCIE_EXCARD_R2D_C_P == NC_PCIE_EXCARD_R2D_CP
PCIE_EXCARD_R2D_C_N == NC_PCIE_EXCARD_R2D_CN
PCIE_CLK100M_EXCARD_P == NC_PCIE_CLK100M_EXCARDP
PCIE_CLK100M_EXCARD_N == NC_PCIE_CLK100M_EXCARDN
TP_PCIE_CLK100M_PE5P == NC_PCIE_CLK100M_PE5P
TP_PCIE_CLK100M_PE5N == NC_PCIE_CLK100M_PE5N
DMI_MIDBUS_CLK100M_P == NC_DMI_MIDBUS_CLK100MP
DMI_MIDBUS_CLK100M_N == NC_DMI_MIDBUS_CLK100MN

NC ON UNUSED USB ALIASES

TP_USB_1N == NC_USB_1N
TP_USB_1P == NC_USB_1P
TP_USB_2N == NC_USB_2N
TP_USB_2P == NC_USB_2P
TP_USB_3N == NC_USB_3N
TP_USB_3P == NC_USB_3P
TP_USB_4N == NC_USB_4N
TP_USB_4P == NC_USB_4P
TP_USB_5N == NC_USB_5N
TP_USB_5P == NC_USB_5P
TP_USB_6N == NC_USB_6N
TP_USB_6P == NC_USB_6P
TP_USB_7N == NC_USB_7N
TP_USB_7P == NC_USB_7P
TP_USB_9N == NC_USB_9N
TP_USB_9P == NC_USB_9P
TP_USB_10N == NC_USB_10N
TP_USB_10P == NC_USB_10P
TP_USB_11N == NC_USB_11N
TP_USB_11P == NC_USB_11P
TP_USB_12N == NC_USB_12N
TP_USB_12P == NC_USB_12P
TP_USB_13N == NC_USB_13N
TP_USB_13P == NC_USB_13P

NC ON UNUSED DISPLAY ALIASES

TP_CRT_IG_DDC_CLK == NC_CRT_IG_DDC_CLK
TP_CRT_IG_DDC_DATA == NC_CRT_IG_DDC_DATA
TP_CRT_IG_RED == NC_CRT_IG_RED
TP_CRT_IG_GREEN == NC_CRT_IG_GREEN
TP_CRT_IG_BLUE == NC_CRT_IG_BLUE
TP_CRT_IG_HSYNC == NC_CRT_IG_HSYNC
TP_CRT_IG_VSYNC == NC_CRT_IG_VSYNC
TP_DP_IG_B_MLN<3..0> == NC_DP_IG_B_MLN<3..0>
TP_DP_IG_B_MLP<3..0> == NC_DP_IG_B_MLP<3..0>
TP_DP_IG_B_AUX_N == NC_DP_IG_B_AUXN
TP_DP_IG_B_AUX_P == NC_DP_IG_B_AUXP
TP_DP_IG_B_HPD == NC_DP_IG_B_HPD
TP_DP_IG_B_DDC_CLK == NC_DP_IG_B_CTRL_CLK
TP_DP_IG_B_DDC_DATA == NC_DP_IG_B_CTRL_DATA
TP_DP_IG_C_MLN<3..0> == NC_DP_IG_C_MLN<3..0>
TP_DP_IG_C_MLP<3..0> == NC_DP_IG_C_MLP<3..0>
TP_DP_IG_C_AUX_N == NC_DP_IG_C_AUXN
TP_DP_IG_C_AUX_P == NC_DP_IG_C_AUXP
TP_DP_IG_C_HPD == NC_DP_IG_C_HPD
TP_DP_IG_C_CTRL_CLK == NC_DP_IG_C_CTRL_CLK
TP_DP_IG_C_CTRL_DATA == NC_DP_IG_C_CTRL_DATA
TP_DP_IG_D_MLN<3..0> == NC_DP_IG_D_MLN<3..0>
TP_DP_IG_D_MLP<3..0> == NC_DP_IG_D_MLP<3..0>
TP_DP_IG_D_AUXN == NC_DP_IG_D_AUXN
TP_DP_IG_D_AUXP == NC_DP_IG_D_AUXP
TP_DP_IG_D_HPD == NC_DP_IG_D_HPD
TP_DP_IG_D_CTRL_CLK == NC_DP_IG_D_CTRL_CLK
TP_DP_IG_D_CTRL_DATA == NC_DP_IG_D_CTRL_DATA
TP_GFX_VID<0..6> == NC_GFX_VID<0..6>
TP_GFX_VSENSE_N == NC_GFX_VSENSEN
TP_GFX_VSENSE_P == NC_GFX_VSENSEP
TP_SDVO_TVCLKINN == NC_SDVO_TVCLKINN
TP_SDVO_TVCLKINP == NC_SDVO_TVCLKINP
TP_SDVO_STALLN == NC_SDVO_STALLN
TP_SDVO_STALLP == NC_SDVO_STALLP
TP_SDVO_INTN == NC_SDVO_INTN
TP_SDVO_INTP == NC_SDVO_INTP

NC ON UNUSED FDI ALIASES

TP_CPU_FDI_TX_N<7..0> == NC_CPU_FDI_TXN<7..0>
TP_CPU_FDI_TX_P<7..0> == NC_CPU_FDI_TXP<7..0>
TP_PCH_FDI_RX_N<7..0> == NC_PCH_FDI_RXN<7..0>
TP_PCH_FDI_RX_P<7..0> == NC_PCH_FDI_RXP<7..0>
TP_CPU_FDI_FSYNC<1..0> == NC_CPU_FDI_FSYNC<1..0>
TP_PCH_FDI_FSYNC<1..0> == NC_PCH_FDI_FSYNC<1..0>
TP_CPU_FDI_LSYNC<1..0> == NC_CPU_FDI_LSYNC<1..0>
TP_PCH_FDI_LSYNC<1..0> == NC_PCH_FDI_LSYNC<1..0>
TP_CPU_FDI_INT == NC_CPU_FDI_INT
TP_PCH_FDI_INT == NC_PCH_FDI_INT

NC ON UNUSED SATA ALIASES

TP_SATA_D_D2RN == NC_SATA_D_D2RN
TP_SATA_D_D2RP == NC_SATA_D_D2RP
TP_SATA_D_R2D_CN == NC_SATA_D_R2D_CN
TP_SATA_D_R2D_CP == NC_SATA_D_R2D_CP
TP_SATA_E_D2RN == NC_SATA_E_D2RN
TP_SATA_E_D2RP == NC_SATA_E_D2RP
TP_SATA_E_R2D_CN == NC_SATA_E_R2D_CN
TP_SATA_E_R2D_CP == NC_SATA_E_R2D_CP
TP_SATA_F_D2RN == NC_SATA_F_D2RN
TP_SATA_F_D2RP == NC_SATA_F_D2RP
TP_SATA_F_R2D_CN == NC_SATA_F_R2D_CN
TP_SATA_F_R2D_CP == NC_SATA_F_R2D_CP
TP_SATA_SSD_D2R_N == NC_SATA_SSD_D2RN
TP_SATA_SSD_D2R_P == NC_SATA_SSD_D2RP
TP_SATA_SSD_R2D_C_N == NC_SATA_SSD_R2D_CN
TP_SATA_SSD_R2D_C_P == NC_SATA_SSD_R2D_CP

D

C

B

A

D



C

B


A

UNUSED SIGNAL ALIAS
Apple Inc.
Drawing Number: 051-8337
Revision: A.0.0
Page: 8 OF 110
Sheet: 7 OF 92

PEG Slot Support




PAGE TITLE		DRAWING NUMBER		SIZE	
Signal Aliases		051-8337		D	
Apple Inc.		REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		9 OF 110	
II NOT TO REPRODUCE OR COPY IT		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		8 OF 92			





FOR LYNNFIELD PROCESSOR
 CFG [1:0] :PCIE CONFIGURATION SELECT 11 = 1 X16 PCI EXPRESS 10 = 2 X8 PCI EXPRESS
 FOR CLARKDALE PROCESSOR
 CFG3 :PCIE LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
 CFG4 :NOT USED ON DESKTOP


SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
CPU DMI/PEG/FDI/RSVD			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	10 OF 110
		SHEET	9 OF 92




PM_MEM_PWRGD MUST ASSERT MIN. 100 NS AFTER =PP1V5_CPU_MEM IS STABLE
 PRIMARY SOLUTION: PULL PM_MEM_PWRGD TO CPU VTT, WHICH RISES SEVERAL MS AFTER 1.5V. STUFF R1122
 BACKUP SOLUTION (FOR CLEANER EDGE): PULL TO 1.5V (DIVIDED) AND DELAY PGOOD. NO-STUFF R1122, STUFF CIRCUIT BELOW
 R1180-R1182 PROVIDE OPTIONS TO TRIGGER FROM RISE OF 1.5V, OR FROM PGOOD
 C1180 CAN BE TUNED FOR SPECIFIC DELAY




PAGE TITLE		SYNC DATE=N/A	
CPU CLOCK/MISC/JTAG			
 Apple Inc.	DRAWING NUMBER	051-8337	SIZE
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH	PAGE	11 OF 110	SHEET
			10 OF 92




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CPU DDR3 INTERFACES			
Apple Inc.		DRAWING NUMBER	051-8337
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	12 OF 110
		SHEET	11 OF 92



PAGE TITLE		SYNC DATE=N/A	
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		13 OF 110	
		SHEET	
		12 OF 92	



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CPU GROUNDS			
 Apple Inc.	DRAWING NUMBER	051-8337	SIZE
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	14 OF 110		SHEET
	13 OF 92		

D

D

C

C

B

B


A

A


84 24 < CPU_CFG<3>

CPU_CFG<3> IS USED FOR PCIE LANE REVERSAL

CPU_CFG<3>	PCIE LANES
0	REVERSAL
1	NO REVERSAL




14 5 =PP3V3_S0_PCH_STRAPS




UNUSED GPIO SIGNALS


14 5 =PP3V3_S5_PCH_STRAPS




37 17 _ENET_ENERGY_DET
 37 20 _ENET_LOW_PWR
 91 18 _PM_LAN_PWRGD




14 5 =PP3V3_S0_PCH_STRAPS



14 5 =PP3V3_S5_PCH_STRAPS




14 5 =PP3V3_S0_PCH_STRAPS




UNUSED CLKREQS


14 5 =PP3V3_S0_PCH_STRAPS




14 5 =PP3V3_S0_PCH_STRAPS



20 _ODD_PWR_EN_L
 16 20 _WOL_EN
 20 _PCH_INIT3V3_L




BOOT STRAP OPTIONS



SYNC MASTER=NICK		SYNC DATE=12/08/2009	
STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		15	OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		14	OF 92
IV ALL RIGHTS RESERVED			


CPU VCORE DECOUPLING

INTEL RECOMMENDATION 17X 22UF 0805




VTT (CPU Uncore) DECOUPLING

8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805




Memory (CPU VCCDDR) DECOUPLING

2x 22uF 0805, 5x 1uF 0402




PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



MSI - MARKET SEGMENT IDENTIFICATION PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC5D,CPUPOC4D,CPUPOC3D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC5D,CPUPOC4D,CPUPOC3U	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC5D,CPUPOC4U,CPUPOC3D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC5D,CPUPOC4U,CPUPOC3U	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC5U,CPUPOC4D,CPUPOC3D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC5U,CPUPOC4D,CPUPOC3U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC5U,CPUPOC4U,CPUPOC3D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC5U,CPUPOC4U,CPUPOC3U	10

BOM GROUP	BOM OPTIONS
CLARKDALE_73W	CKD,CPUPOC_IMAX_60_80,CPUMSI2U,CPUMSI1D,CPUMSI0U
LYNNFIELD_82W	LFD,CPUPOC_IMAX_60_80,CPUMSI2U,CPUMSI1D,CPUMSI0U
LYNNFIELD_95W	LFD,CPUPOC_IMAX_100_120,CPUMSI2U,CPUMSI1U,CPUMSI0D

NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly. Instead call out appropriate BOM GROUP defined in tables above.

SYNC MASTER=NICK SYNC DATE=12/08/2009

CPU NON-GFX DECOUPLING


Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 16 OF 110
SHEET: 15 OF 92



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
CPU/PCH GFX DECOUPLING			
DRAWING NUMBER		SIZE	
051-8337		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
17 OF 110		16 OF 92	



SYNC MASTER=NICK SYNC DATE=12/08/2009

PAGE TITLE: PCH SATA/PCIE/CLK/LPC/SPI


Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 18 OF 110 SHEET: 17 OF 92




PAGE TITLE		SYNC DATE=N/A	
PCH DMI/FDI/GRAPHICS			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	19 OF 110
		SHEET	18 OF 92




SYNC MASTER=NICK		SYNC DATE=12/08/2009	
PCH PCI/FLASHCACHE/USB			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 20 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET 19 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		DRAWING NUMBER		SIZE
PCH MISC		051-8337		D
Apple Inc.		REVISION		A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		21 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		20 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				




PAGE TITLE		SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PCH GROUNDS					
 Apple Inc.		DRAWING NUMBER		SIZE	
		051-8337		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		A.0.0			
		PAGE		SHEET	
		23 OF 110		22 OF 92	

PROCESSOR MINI XDP



SYNC MASTER=NICK SYNC DATE=12/08/2009

EXTENDED DEBUG PORT (XDP)		DRAWING NUMBER	SIZE
Apple Inc.		051-8337	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		A.0.0	
		PAGE	25 OF 110
		SHEET	24 OF 92



SYNC MASTER=K23F SYNC DATE=11/30/2009



PAGE TITLE		
CLOCK (CK505)		
Apple Inc.	DRAWING NUMBER	051-8337
	REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
BRANCH	PAGE	26 OF 110
SHEET		25 OF 92

DDR3 RESET Support



LFD CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.

	CPU_RESET_L	ISOLATE_L	MEM_RESET_L
S5	0	3.3V	0
S0	0	3.3V	0
S0	1.5V	3.3V	1.5V
S3	0	0	1.5V
S0	1.5V	3.3V	1.5V
S5	0	3.3V	0

BUFFER ISOLATE_CPU_MEM_L TO 5V




MEM RESET ISOLATION




SYNC MASTER=MATT		SYNC DATE=01/06/2010	
DDR3 RESET			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	27 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


RTC Power Sources




PCH RTC Crystal




UNUSED PCH 25MHZ CRYSTAL





Reset Button



Platform Reset Connections Unbuffered



Buffered




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
CHIPSET SUPPORT			
		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 110
		SHEET	27 OF 92

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN - Stuffs VREF Margining Circuitry.



Memory Reset Isolation



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value:	0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)		1.267V (DAC: 0x8B)	
Margined target:	0.300V - 1.200V (+/- 450mV)		1.998V - 1.002V (+/- 498mV)		1.056V - 1.442V (+/- 180mV)	
DAC range:	0.000V - 1.501V (0x00 - 0x74)		0.000V - 1.501V (0x00 - 0x74)		0.000V - 3.300V (0x00 - 0xFF)	
Vref current:	+3.4mA - -3.4mA (- = sourced)		+33uA - -33uA (- = sourced)		+6.0mA - -5.0mA (- = sourced)	
DAC step size:	7.69mV / step @ output		8.59mV / step @ output		1.51mV / step @ output	

SYNC MASTER=MATT SYNC DATE=01/06/2016

051-8337

Apple Inc.

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

29 OF 110

28 OF 92



DIMM A (FURTHER FROM CPU)

CAPS TO COUPLE CPU 1V5_MEM


DIMM B (CLOSER TO CPU)

EXTRA DECOUPLING CAPS FOR CPU MEM RAIL

DECOUPLING CAPS FOR DIMM ON CHANNEL A - AT CONNECTOR

DECOUPLING CAPS FOR DIMM ON CHANNEL B - AT CONNECTOR

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE MEMORY CAPS			
	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	30 OF 110		
SHEET	29 OF 92		




Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S0_MEM_VTT_A
 - =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL - ALL DQ, DQS, DM SIGNALS;
 - =I2C_SODIMMA_SDA TO FACILITATE BITSTREAMS WITH ALIASES

BOM options provided by this page:
 (NONE)

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
DDR3 SO-DIMMs 0 & 2		DRAWING NUMBER	SIZE
Apple Inc.		051-8337	D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH	PAGE	SHEET	
	31 OF 110	30 OF 92	



Page Notes

Power aliases required by this page:
 - PPIV5_S0_MEM_B
 - PPIV5_S3_MEM_B
 - PPOV75_S0_MEM_VTT_B
 - PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_SODIMM_SCL - ALL DQ, DQS, DM SIGNALS;
 - I2C_SODIMM_SDA TO FACILITATE BITSNAPS WITH ALIASES

BOM options provided by this page:
 (NONE)

SYNC MASTER=K74 MASTER SYNC DATE=N/A

DDR3 SO-DIMM CONNECTOR B


Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 32 OF 110
 SHEET: 31 OF 92



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE PCI-E MiniCard Connector			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 34 OF 110		SHEET 33 OF 92	

USB HUB-1



SEL1	SEL0	DESCRIPTION
DEFAULT K23F ==> 0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REMO	DESCRIPTION
0	0	All ports are Non removable
0	1	Port1 is non removable
DEFAULT K23F ==> 1	0	Port 1 and 2 are non removable
1	1	Port1,2 and 3 are non Removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0721	2	SMSC USX2061-AEZG	U3500,U3600	CRITICAL	HUB_USX2061
338S0824	2	SMSC USB2514B	U3500,U3600	CRITICAL	HUB_USB2514B

SYNC MASTER=K74 MASTER SYNC DATE=N/A

USB HUB 1

Apple Inc.


DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 35 OF 110
 SHEET: 34 OF 92

USB HUB-2




PAGE TITLE		SYNC DATE=N/A	
USB HUB 2			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		36 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		35 OF 92	


CAESAR II/IV 1V2 RAIL SUPPLY



CAESAR II/IV 25MHZ XTAL




CAESAR II/IV ACTIVITY LED




3.3V ENET FET

ENET_PWR_ON = "S0" || (S3 power && WOL_EN)




CAESAR II/IV WAKE# ISOLATION



PAGE TITLE		SYNC DATE=N/A	
Caesar II/IV Support			
		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 110
		SHEET	36 OF 92

BCM57765 SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_ENET_PHY.
If enabled: VDD/VDDP connect to =PP3V3_ENET_PHY (add bypassing), LX connects to inductor.


D
C
B
A



GPIO1_LR_OUT is not for SD Card power, just decoupling for BCM57765 CR I/Os. Connect only to U3900 pins 9 and 20.

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures BCM57765 for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.
NOTE: BCM5764M requires SI pull-down instead of SO.


BCM5764M Support

All parts below BOMOPTIONed BCM5764M

Pin	Signal	Value	Notes
60	ENERGY_DET	R3980	0 1 2
13	WAKE*	R3981	0 1 2
53	VMAIN_PRSNLT	R3982	1K 1 2
59	SMB_CLK	R3983	4.7K 1 2
58	SMB_DATA	R3984	4.7K 1 2
54	VAUX_PRSNLT	R3985	1K 1 2
16	VDDIO	R3986	0 1 2
20	XTALVDDH	R3987	0 1 2
55	VDDC	R3988	0 1 2
17	VDDC	R3989	0 1 2
14	VDDC	R3998	0 1 2
06	VDDC	R3999	0 1 2

Pin	Signal	Value	Notes
37	BCM57765 CR PWREN	R3980	0 1 2
36	BCM57765 SR VFB	R3981	0 1 2
37	BCM57765 CR DATA<5>	R3982	1K 1 2
37	BCM57765 CE L MS INS L	R3983	4.7K 1 2
37	BCM57765 VMAIN_PRSNLT	R3984	4.7K 1 2
37	BCM57765 CR DATA<6>	R3985	1K 1 2
37	BCM57765 SR LX	R3986	0 1 2
37	BCM57765 VDDOCR_PIN20	R3987	0 1 2
37	BCM57765 CR DATA<7>	R3988	0 1 2
37	BCM57765 XTALVDDH	R3989	0 1 2
36	BCM57765 SR VDD	R3998	0 1 2
36	BCM57765 SR VDD	R3999	0 1 2
37	BCM57765 SMB_CLK	R3999	0 1 2

Keep net short, with no stubs.



SYNC MASTER=T27 SYNC DATE=11/30/2009
PAGE TITLE


Ethernet PHY (Caesar II/IV)

Apple Inc.

DRAWING NUMBER: 051-8337
REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH: A.0.0
PAGE: 39 OF 110
SHEET: 37 OF 92




NOTE: Check with PHY and Magnetics MFR to determine what to do with center taps.

NOTE: BOB SMITH TERMINATION FOR EMC.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0654	1	K22/K23 PROD. RJ45	J4000	CRITICAL	METAL_IO
514-0733	1	K74/K75 RJ45, PLASTIC, PD/NI	J4000	CRITICAL	PLASTIC_IO

PAGE TITLE		SYNC MASTER=MASTER		SYNC DATE=N/A	
Ethernet Connector					
Apple Inc.		DRAWING NUMBER	051-8337	SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0		
		BRANCH			
		PAGE	40 OF 110		
		SHEET	38 OF 92		



Power Aliases:
 FW_FWPHY nets are PHY power, and for multi-port systems must come from bus power.
 FWRSO_FWXIO nets are OHCI/PCIE power, and can be S0.
 For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.


PLACEMENT_NOTE=Place C4140 close to U1408
 PLACEMENT_NOTE=Place C4141 next to C4140
 PLACEMENT_NOTE=Place C4145 close to UA200
 PLACEMENT_NOTE=Place C4146 next to C4145

Single-port:
 PC[0:2] = '000'
 Multiple-ports:
 PC[0:2] = '100'
 Alias =FWPHY_PCO as appropriate


DS2 hard-strapped to 1, page assumes no more than 2 FW800 connectors
 Strap DSx high on unused ports.

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE FireWire LLC/PHY (XIO2213B)			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	PAGE 41 OF 110
		BRANCH	SHEET 39 OF 92


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED. NO STUFF MEANS THAT IT IS IN BILINGUAL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.

iMacs are now one port only and have Power Code "000"


Termination
Place close to FireWire PHY



2ND & 3RD TPA/TPB PAIR UNUSED





SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE FW: 1394B MISC			
Apple Inc.	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 42 OF 110
		SHEET	40 OF 92




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0656	1	K22/K23 PROD. FW	J4300	CRITICAL	METAL_IO
514-0724	1	K74/K75 FW, PLASTIC, PD/NI	J4300	CRITICAL	PLASTIC_IO

SYNC MASTER=MASTER		SYNC DATE=11/17/2009	
PAGE TITLE FIREWIRE CONNECTOR			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 43 OF 110	SHEET 41 OF 92



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
SATA Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		45 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		42 OF 92	
IV ALL RIGHTS RESERVED			



USB PORT POWER:

EACH PORT IS HARDWARE CAPABLE OF 1.5A
 SOFTWARE WILL ALLOW 500 MA PER PORT, PLUS
 1200 MA 'EXTRA' POWER TO BE DISTRIBUTED TO APPROVED
 DEVICES ON A FIRST-COME, FIRST-SERVED BASIS

EXAMPLE: WIRED KEYBOARD WITH 2 500 MA PORTS = 1100 MA TOTAL ON ONE PORT

500 MA STANDARD + 600 MA 'EXTRA' POWER

IPHONE 'FAST' CHARGING AT 1000 MA ON ANOTHER PORT

500 MA STANDARD + 500 MA 'EXTRA' POWER

2 STANDARD PORTS AT 500 MA EACH

TOTAL: 3100 MA (STILL 100 MA SPARE EXTRA POWER)

IN S3, SOFTWARE MAY ALLOCATE UP TO 2000 MA TOTAL FOR CHARGING DEVICES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0672	2	K22/K23 PROD. USB	J4600,J4610	CRITICAL	METAL_IO
514-0731	2	K74/K75 USB, PLASTIC, PD/NI	J4600,J4610	CRITICAL	PLASTIC_IO

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0659	2	K22/K23 PROD. USB	J4620,J4630	CRITICAL	METAL_IO
514-0732	2	K74/K75 USB, PLASTIC, PD/NI	J4620,J4630	CRITICAL	PLASTIC_IO

SYNC MASTER=MASTER SYNC DATE=11/30/2009

EXTERNAL USB CONNECTORS

Apple Inc.


DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 46 OF 110
 SHEET: 43 OF 92


IR RECEIVER CONNECTOR




CAMERA/ALS & BLUETOOTH (K37A) CONNECTOR



LAZAURS SD CARD READER BOARD CONNECTOR BACKUP TO CAESAR IV






SYNC MASTER=MASTER		SYNC DATE=11/06/2009	
Internal USB Connections			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 47 OF 110	SHEET 44 OF 92



PAGE TITLE		SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
SD READER CONNECTOR					
		DRAWING NUMBER		SIZE	
		051-8337		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		A.0.0			
		PAGE		SHEET	
		48 OF 110		45 OF 92	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)

NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
051-8337		D	
REVISION		BRANCH	
A.0.0		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		49 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46 OF 92	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.


SMC Crystal Circuit



POWER BUTTON




MEM_EVENT



MISC. SIGNAL ALIASES

- 46 SMC GFX OVERTEMP L == MXM ALERT L MAKE_BASE=TRUE
- 46 SMC GFX THROTTLE L == MXM PWR_LEVEL MAKE_BASE=TRUE
- 46 CPUIMVP_VR_ON == SMC DELAYED_PWRGD MAKE_BASE=TRUE

UNUSED PORT 7 ANALOG SENSORS



UNUSED PORT D ANALOG (INTERNAL PULLUPS)

- 46 SMC_ANALOG_PD2 == NC_SMC_ANALOG_PD2 MAKE_BASE=TRUE NO_TEST=TRUE
- 46 SMC_ANALOG_PD3 == NC_SMC_ANALOG_PD3 MAKE_BASE=TRUE NO_TEST=TRUE
- 46 SMC_ANALOG_PD5 == NC_SMC_ANALOG_PD5 MAKE_BASE=TRUE NO_TEST=TRUE
- 46 SMC_ANALOG_PD6 == NC_SMC_ANALOG_PD6 MAKE_BASE=TRUE NO_TEST=TRUE
- 46 SMC_ANALOG_PD7 == NC_SMC_ANALOG_PD7 MAKE_BASE=TRUE NO_TEST=TRUE



UNUSED TP/NC ALIASES

- 46 SMC_EXCARD_PWR_EN == TP_SMC_EXCARD_PWR_EN MAKE_BASE=TRUE
- 46 SMS_ONOFF_L == TP_SMS_ONOFF_L MAKE_BASE=TRUE
- 46 SMC_RSTGATE_L == TP_SMC_RSTGATE_L MAKE_BASE=TRUE
- 46 SMC_P41 == TP_SMC_P41 MAKE_BASE=TRUE
- 46 SMC_SYS_LED == TP_SMC_SYS_LED MAKE_BASE=TRUE
- 46 SMC_PB3 == TP_SMC_PB3 MAKE_BASE=TRUE


- 46 BDV_PWM_OR_SINK_TERM == TP_BDV_PWM_OR_SINK_TERM MAKE_BASE=TRUE
- 46 BDV_SRC_AUX_TERM_EN == TP_BDV_SRC_AUX_TERM_EN MAKE_BASE=TRUE
- 46 BDV_AV_MUX_SEL_SMC == TP_BDV_AV_MUX_SEL_SMC MAKE_BASE=TRUE

TIES OFF AUDIO DETECT CIRCUIT WHEN BIDI VI IS NOT USED


- 61 BDV_AV_MUX_SEL == GND_AUDIO_CODEC MAKE_BASE=TRUE



SMC PROCHOT 3.3V LEVEL SHIFTING




SMC & MXM THERMTRIP LEVEL SHIFTING




PAGE TITLE		SYNC DATE=N/A	
SMC Support			
Apple Inc.	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		50 OF 110	
SHEET		47 OF 92	


LPC+SPI Connector




Alternate SPI ROM Support



SPI Bus Series Resistance Option




SYNC MASTER=K23F		SYNC DATE=11/30/2009	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		51 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		48 OF 92	
IV ALL RIGHTS RESERVED			



SYNC MASTER=DAVE		SYNC DATE=01/07/2010	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		52 OF 110	
		SHEET	
		49 OF 92	


CPU 1.5V CURRENT SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
10480018	1	RES,2 MILLIOHM,1206	R5300	CPU_1V5_SENSE
10180414	1	RES,0 OHM,1206,20 MILLIOHM MAX	R5300	PRODUCTION
13280080	2	CAP,0.22UF,402	C5301,C5302	CPU_1V5_SENSE
11680004	2	RES,0 OHM,402	C5301,C5302	PRODUCTION

CPU 1.5V VOLTAGE SENSE


CPU Voltage Sense / Filter




CPU CURRENT SENSE AMP & FILTER



CPU VTT CURRENT SENSE



MXM PWRSRC CURRENT & VOLTAGE SENSE



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
CPU/GPU POWER SENSE			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		53 OF 110	
		SHEET	
		50 OF 92	

D

D

C

C


B

B

A

A


HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING



Drive active = valid signal protocol
 Drive asleep = HDD drives HDD_OOB_TEMP low
 Drive disconnected = pulled high


Cannot pull low because some drives use this bit to determine 1.5 Gbps vs. 3.0 Gbps SATA

Must pull high to 2.5V for compatibility with all drives




PAGE TITLE		SYNC DATE=N/A	
HDD TEMP SENSE			
Apple Inc.	DRAWING NUMBER	051-8337	SIZE
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	54 OF 110
		SHEET	51 OF 92


REMOTE HEATSINK SENSORS




REMOTE SKIN & ODD THERMAL SENSORS




PLACE HSK SENSOR CONN. TOP SIDE NEAR MXM OR CPU




SILK_PART=SKIN TEMP



AMBIENT SENSE CONNECTOR COMBINED WITH CPU FAN



SYNC MASTER=NICK		SYNC DATE=11/06/2009	
PAGE TITLE REMOTE TEMP/POWER SENSORS			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 55 OF 110	SHEET 52 OF 92




NOTE: ADDED TO PROTECT SMC

C5605 IS POLY-TANT BECAUSE IT MUST BE PLACED ON THE BOTTOM


SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
HD AND OD FAN			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 110
		SHEET	53 OF 92

FAN 2 UNUSED


FAN 3



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
CPU FAN & AMBIENT SENSE			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	54 OF 92





PAGE TITLE		DRAWING NUMBER		SIZE
SPI ROM		051-8337		D
Apple Inc.		REVISION		A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		61 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		55 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				




DIFF FSINPUT= 2.45VRMS
 SE FSINPUT= 1.22VRMS
 DAC1 FSOUTPUT= 1.34VRMS
 DAC2/3 FSOUTPUTDIFF= 2.67VRMS
 DAC2/3 FSOUTPUTSE= 1.34VRMS

APPLE P/N 353S2456
 4.5V POWER SUPPLY FOR CODEC




PAGE TITLE		SYNC DATE=02/02/2010	
AUDIO: CODEC/REGULATOR			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 110
		SHEET	56 OF 92



SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
AUDIO: FILTER/BUFFER			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	63 OF 110
		SHEET	57 OF 92
		SIZE	D


RIGHT CH. SPEAKER AMP
APPLE P/N 353S2768



U6400 IS CLOCK MASTER
R6402=HIGH=MASTER
SPEAKER AMP GAIN = 9DB
SPEAKER AMP RIN = 89.6K TO 134K W/ 9DB
FC_HPF = 2.5HZ TO 3.8HZ

SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE AUDIO: SPEAKER AMP 1			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 64 OF 110	SHEET 58 OF 92

LEFT CH. SPEAKER AMP
APPLE P/N 353S2768



U6500 IS SLAVE
R6503 = LOW = SLAVE

SPEAKER AMP GAIN = 9DB
SPEAKER AMP RIN = 89.6K TO 134K W/ 9DB
FC_HPF = 2.5HZ TO 3.8HZ




PAGE TITLE		SYNC DATE=02/02/2010	
AUDIO: SPEAKER AMP			
DRAWING NUMBER		051-8337	
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		65 OF 110	
SHEET		59 OF 92	

INTERNAL MIC CON
APPLE P/N 518S0677

SPEAKER CABLE CONNECTORS
APPLE P/N 518S0748
APPLE P/N 518S0656

PROPERTIES FOR ALL SPKR NETS

CRITICAL
J6603
78048-0573
M-RT-SM





REMOTE I/O CONNECTOR
APPLE P/N 518S0791

CRITICAL
J6600
50238-02071
M-RT-SM


SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
Audio: MLB to I/O Conn.			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

AUDIO STAR GND AND STUFFING OPTIONS

Internal Microphone Impedance Matching




IPHS HS Detect Debounce CKT




Digital Out

Headphone Out

LI Insert Detect



DP Audio Enable




SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
AUDIO: Detects/Grounding			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D (13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0D (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2256




FLP = 8.82 KHZ
FHP = 80 HZ


SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE AUDIO: Mikey			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 68 OF 110		SHEET 62 OF 92	

SLP_S4 ENABLES

State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0





SLP_S3 ENABLES




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
POWER SEQUENCING ENABLES			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	69 OF 110
		SHEET	63 OF 92


PGOOD COMPARATORS FOR PP1V8_S0 AND PP12V_S0



DISABLE CPUVTT_REG_PGOOD WHEN SLP_S3_L = 0 (PER PIKETON PDG)



S0 RAILS PGOOD




ALL_SYS_PWRGD CIRCUIT

ASK INTEL: NEED 100K PULL-DOWN?

PAGE TITLE		SYNC DATE=N/A	
POWER SEQUENCING PGOOD			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
70 OF 110		64 OF 92	

CPU CORE REG 1.1V/???A O/P= PPVCORE_S0_CPU_REG



CPU VCORE
 VOUT = VCORE
 PEAK = ???A
 AVG = ???A


VR_HOT goes HIGH when VTM/VCC < 28% and LOW when VTM/VCC > 33%.

LAYOUT: PLACE RT7101 NEAR HOT SPOT.


CRITICAL
L7100
 1UH-20A-4.5MOHM
 TH-VERT-HF
 152-0110
 CPU CORE INPUT Filtering

PP12V_S0_CPU_FLTRD

PAGE TITLE		SYNC DATE=N/A	
VREG: PPVCORE S0 CPU			
DRAWING NUMBER		SIZE	
051-8337		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
71 OF 110		65 OF 92	



OUTPUT BULK DECOUPLING: 128S0209
PPVCORE_S0_CPU_REG



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE VREG: CPU CORE - PHASES 1-3			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	PAGE 72 OF 110
		BRANCH	SHEET 66 OF 92

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

66 65 5 PPVCORE S0 CPU REG



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE VREG: CPU CORE - CAPS			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 73 OF 110		SHEET 67 OF 92	

8

7

6

5

4

3

2

1

CPU VTT REG 1.1V O/P= PPVTT_S0_CPU_REG

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



1.1V DEFAULT, OTHER VALUES TBD


VID<2:0>	Voltage
000	+1.100V

SYNC MASTER=NICK		SYNC DATE=12/08/2009	
CPU VTT REGULATOR			
Apple Inc.		DRAWING NUMBER	051-8337
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	74 OF 110
		SHEET	68 OF 92

8 7 6 5 4 3 2 1

IBEX PEAK CORE REG 1.05V OUTPUT = PP1V05_S0_REG

PP1V05_S0_REG
 VOUT = 1.05V
 PEAK = 7.5A
 AVG = 3A




$$V_{out} = 0.75 * (1 + \frac{R7615}{R7616}) = 1.05$$

PAGE TITLE		SYNC DATE=N/A	
IBEX PEAK CORE			
	DRAWING NUMBER		SIZE
	051-8337		D
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 110		69 OF 92	

3V3 S5 REGULATOR

5V S3 REGULATOR


Power Rating ?



$$V_{out} = 0.6V * (1 + R_a / R_b)$$

PAGE TITLE		SYNC DATE=12/08/2009	
5V S3 / 3V3 S5 VREGS		DRAWING NUMBER	051-8337
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


1.5 V DDR SUPPLY



PPDDR_S3_REG
 VOUT = 1.5V
 PEAK = 11A
 AVG = 6.7A

$$V_{out} = 0.75V * (1 + R_a / R_b)$$

1.8 V SUPPLY




$$V_o = 0.8 * (1 + R_a / R_b)$$

$$V_o = 0.8 * (1 + 59 / 47) = 1.804V$$


SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE			
1.5V / 1.8V VREGS			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	78 OF 110
		SHEET	71 OF 92


3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE 3.42 G3HOT SUPPLY			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 79 OF 110		SHEET 72 OF 92	





SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
S3+S0 FETS			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	80 OF 110
		SHEET	73 OF 92

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP5V_S0_MXM
 - =PPV_S0_MXM_PWRSRC

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - MXM



MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.0 A	3.3 W
5V	2.5 A	12.5 W
PWR (7-20V)	UP TO 10 A	PLATFORM DEPENDENT

SYNC MASTER=K23F SYNC DATE=11/30/2009

MXM PCIe, DP & Power

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 84 OF 110
 SHEET: 74 OF 92



Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM

Signal aliases required by this page:
 - =SMB_MXM_THRM_DATA - =PM_MXM_PGOOD_PULLUP
 - =SMB_MXM_THRM_CLK


BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400




PAGE TITLE		SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
MXM I/O					
Apple Inc.		DRAWING NUMBER	051-8337	SIZE	D
		REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
PAGE		85 OF 110		SHEET	
				75 OF 92	

MXM TX CAPS

84 84	PEG R2D C P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<15>	84 84
84 84	PEG R2D C N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<15>	84 84
84 84	PEG R2D C N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<14>	84 84
84 84	PEG R2D C P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<14>	84 84
84 84	PEG R2D C N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<13>	84 84
84 84	PEG R2D C P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<13>	84 84
84 84	PEG R2D C P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<12>	84 84
84 84	PEG R2D C N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<12>	84 84
84 84	PEG R2D C N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<11>	84 84
84 84	PEG R2D C P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<11>	84 84
84 84	PEG R2D C N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<10>	84 84
84 84	PEG R2D C P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<10>	84 84
84 84	PEG R2D C P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<9>	84 84
84 84	PEG R2D C N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<9>	84 84
84 84	PEG R2D C N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<8>	84 84
84 84	PEG R2D C P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<8>	84 84
84 84	PEG R2D C P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<7>	84 84
84 84	PEG R2D C N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<7>	84 84
84 84	PEG R2D C P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<6>	84 84
84 84	PEG R2D C N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<6>	84 84
84 84	PEG R2D C N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<5>	84 84
84 84	PEG R2D C P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<5>	84 84
84 84	PEG R2D C N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<4>	84 84
84 84	PEG R2D C P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<4>	84 84
84 84	PEG R2D C P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<3>	84 84
84 84	PEG R2D C N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<3>	84 84
84 84	PEG R2D C N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<2>	84 84
84 84	PEG R2D C P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<2>	84 84
84 84	PEG R2D C P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<1>	84 84
84 84	PEG R2D C N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<1>	84 84
84 84	PEG R2D C N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<0>	84 84
84 84	PEG R2D C P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<0>	84 84

MXM RX CAPS

84 84	MXM PCIE D2R P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<0>	84 84
84 84	MXM PCIE D2R N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<0>	84 84
84 84	MXM PCIE D2R P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<1>	84 84
84 84	MXM PCIE D2R N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<1>	84 84
84 84	MXM PCIE D2R P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<2>	84 84
84 84	MXM PCIE D2R N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<2>	84 84
84 84	MXM PCIE D2R P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<3>	84 84
84 84	MXM PCIE D2R N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<3>	84 84
84 84	MXM PCIE D2R P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<4>	84 84
84 84	MXM PCIE D2R N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<4>	84 84
84 84	MXM PCIE D2R P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<5>	84 84
84 84	MXM PCIE D2R N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<5>	84 84
84 84	MXM PCIE D2R P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<6>	84 84
84 84	MXM PCIE D2R N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<6>	84 84
84 84	MXM PCIE D2R P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<7>	84 84
84 84	MXM PCIE D2R N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<7>	84 84
84 84	MXM PCIE D2R P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<8>	84 84
84 84	MXM PCIE D2R N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<8>	84 84
84 84	MXM PCIE D2R P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<9>	84 84
84 84	MXM PCIE D2R N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<9>	84 84
84 84	MXM PCIE D2R P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<10>	84 84
84 84	MXM PCIE D2R N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<10>	84 84
84 84	MXM PCIE D2R P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<11>	84 84
84 84	MXM PCIE D2R N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<11>	84 84
84 84	MXM PCIE D2R P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<12>	84 84
84 84	MXM PCIE D2R N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<12>	84 84
84 84	MXM PCIE D2R P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<13>	84 84
84 84	MXM PCIE D2R N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<13>	84 84
84 84	MXM PCIE D2R P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<14>	84 84
84 84	MXM PCIE D2R N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<14>	84 84
84 84	MXM PCIE D2R P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<15>	84 84
84 84	MXM PCIE D2R N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<15>	84 84

SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE			
MXM PCIE CAPS			
 Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	86 OF 110
		SHEET	76 OF 92

Page Notes

Power aliases required by this page:

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Unused MXM Interfaces

87 75	MXM LVDS A CLK N	==	NC MXM LVDS A CLK N
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A CLK P	==	NC MXM LVDS A CLK P
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<0>	==	NC MXM LVDS A DATA N<0>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<0>	==	NC MXM LVDS A DATA P<0>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<1>	==	NC MXM LVDS A DATA N<1>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<1>	==	NC MXM LVDS A DATA P<1>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<2>	==	NC MXM LVDS A DATA N<2>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<2>	==	NC MXM LVDS A DATA P<2>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA N<3>	==	NC MXM LVDS A DATA N<3>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS A DATA P<3>	==	NC MXM LVDS A DATA P<3>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B CLK N	==	NC MXM LVDS B CLK N
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B CLK P	==	NC MXM LVDS B CLK P
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<0>	==	NC MXM LVDS B DATA N<0>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<0>	==	NC MXM LVDS B DATA P<0>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<1>	==	NC MXM LVDS B DATA N<1>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<1>	==	NC MXM LVDS B DATA P<1>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<2>	==	NC MXM LVDS B DATA N<2>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<2>	==	NC MXM LVDS B DATA P<2>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA N<3>	==	NC MXM LVDS B DATA N<3>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 75	MXM LVDS B DATA P<3>	==	NC MXM LVDS B DATA P<3>
			MAKE_BASE=TRUE NO_TEST=TRUE

Unused MXM DP Interfaces


87 74	MXM DP B MI P<0..3>	==	NC MXM DP B MI P<0..3>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B MI N<0..3>	==	NC MXM DP B MI N<0..3>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B AUX P	==	NC MXM DP B AUX P
			MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP B AUX N	==	NC MXM DP B AUX N
			MAKE_BASE=TRUE NO_TEST=TRUE
74	MXM DP B HPD	==	NC MXM DP B HPD
			MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D MI P<0..3>	==	NC MXM DP D MI P<0..3>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D MI N<0..3>	==	NC MXM DP D MI N<0..3>
			MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D AUX P	==	NC MXM DP D AUX P
			MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM DP D AUX N	==	NC MXM DP D AUX N
			MAKE_BASE=TRUE NO_TEST=TRUE
74	MXM DP D HPD	==	NC MXM DP D HPD
			MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED MXM CONTROL SIGNALS

75	MXM PNL BL EN	==	NC MXM PNL BL EN
			MAKE_BASE=TRUE NO_TEST=TRUE
75	MXM PNL PWR EN	==	NC MXM PNL PWR EN
			MAKE_BASE=TRUE NO_TEST=TRUE

DISPLAY AUDIO MUX NOT USED - SEND SPDIF TO CODEC

85 60	IN AUD SPDIF IN	==	AUD SPDIF IN CODEC	OUT 56
	MAKE_BASE=TRUE			
78	IN DP INT SPDIF AUDIO	==	TP_DP_INT_SPDIF_AUDIO	
	MAKE_BASE=TRUE			

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
Display: Aliases			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		87 OF 110	
		SHEET	
		77 OF 92	


Page Notes

Power aliases required by this page:
 - =PP12V_S0_LCD
 - =PP3V3_S0_DP

Signal aliases required by this page:
 - =SMB_DP_TCON_SCL, =SMB_DP_TCON_SDA


BOM options provided by this page:

INTERNAL DP INTERFACE




BACKLIGHT CONTROL SUPPORT

guarantee backlight is only on when Panel has valid video



PAGE TITLE		SYNC DATE=N/A	
Display: Int DP Connector			
DRAWING NUMBER		051-8337	SIZE
REVISION		A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		90 OF 110	
SHEET		78 OF 92	




87 74	IN	MXM_DP_A_ML_P<0>	NO_TEST	C9212	1	2	0.1uF	NO_TEST	GPU_DP_EXT_ML_P<0>	OUT	79 87
87 74	IN	MXM_DP_A_ML_N<0>	NO_TEST	C9213	1	2	0.1uF	NO_TEST	GPU_DP_EXT_ML_N<0>	OUT	79 87
87 74	IN	MXM_DP_A_ML_P<1>	NO_TEST	C9214	1	2	0.1uF	NO_TEST	GPU_DP_EXT_ML_P<1>	OUT	79 87
87 74	IN	MXM_DP_A_ML_N<1>	NO_TEST	C9215	1	2	0.1uF	NO_TEST	GPU_DP_EXT_ML_N<1>	OUT	79 87
87 74	IN	MXM_DP_A_ML_P<2>	NO_TEST	C9216	1	2	0.1uF	NO_TEST	GPU_DP_EXT_ML_P<2>	OUT	79 87
87 74	IN	MXM_DP_A_ML_N<2>	NO_TEST	C9217	1	2	0.1uF	NO_TEST	GPU_DP_EXT_ML_N<2>	OUT	79 87
87 74	IN	MXM_DP_A_ML_P<3>	NO_TEST	C9218	1	2	0.1uF	NO_TEST	GPU_DP_EXT_ML_P<3>	OUT	79 87
87 74	IN	MXM_DP_A_ML_N<3>	NO_TEST	C9219	1	2	0.1uF	NO_TEST	GPU_DP_EXT_ML_N<3>	OUT	79 87



74 GND MXM_DP_A_HPD MAKE_BASE=TRUE GPU_DP_EXT_HPD 45M 79

87 79	IN	RDRV_DP_EXT_ML_P<0>	NO_TEST	C9230	1	2	0.1uF	NO_TEST	DP_EXT_ML_C_P<0>	OUT	81 87
87 79	IN	RDRV_DP_EXT_ML_N<0>	NO_TEST	C9231	1	2	0.1uF	NO_TEST	DP_EXT_ML_C_N<0>	OUT	81 87
87 79	IN	RDRV_DP_EXT_ML_P<1>	NO_TEST	C9232	1	2	0.1uF	NO_TEST	DP_EXT_ML_C_P<1>	OUT	81 87
87 79	IN	RDRV_DP_EXT_ML_N<1>	NO_TEST	C9233	1	2	0.1uF	NO_TEST	DP_EXT_ML_C_N<1>	OUT	81 87
87 79	IN	RDRV_DP_EXT_ML_P<2>	NO_TEST	C9234	1	2	0.1uF	NO_TEST	DP_EXT_ML_C_P<2>	OUT	81 87
87 79	IN	RDRV_DP_EXT_ML_N<2>	NO_TEST	C9235	1	2	0.1uF	NO_TEST	DP_EXT_ML_C_N<2>	OUT	81 87
87 79	IN	RDRV_DP_EXT_ML_P<3>	NO_TEST	C9236	1	2	0.1uF	NO_TEST	DP_EXT_ML_C_P<3>	OUT	81 87
87 79	IN	RDRV_DP_EXT_ML_N<3>	NO_TEST	C9237	1	2	0.1uF	NO_TEST	DP_EXT_ML_C_N<3>	OUT	81 87


79 GND RDRV_DP_EXT_HPD MAKE_BASE=TRUE DP_EXT_HPD 45M 81



87 74	IN	MXM_DP_C_ML_P<0>	NO_TEST	C9220	1	2	0.1uF	NO_TEST	DP_INT_ML_C_P<0>	OUT	78 87
87 74	IN	MXM_DP_C_ML_N<0>	NO_TEST	C9221	1	2	0.1uF	NO_TEST	DP_INT_ML_C_N<0>	OUT	78 87
87 74	IN	MXM_DP_C_ML_P<1>	NO_TEST	C9222	1	2	0.1uF	NO_TEST	DP_INT_ML_C_P<1>	OUT	78 87
87 74	IN	MXM_DP_C_ML_N<1>	NO_TEST	C9223	1	2	0.1uF	NO_TEST	DP_INT_ML_C_N<1>	OUT	78 87
87 74	IN	MXM_DP_C_ML_P<2>	NO_TEST	C9224	1	2	0.1uF	NO_TEST	DP_INT_ML_C_P<2>	OUT	78 87
87 74	IN	MXM_DP_C_ML_N<2>	NO_TEST	C9225	1	2	0.1uF	NO_TEST	DP_INT_ML_C_N<2>	OUT	78 87
87 74	IN	MXM_DP_C_ML_P<3>	NO_TEST	C9226	1	2	0.1uF	NO_TEST	DP_INT_ML_C_P<3>	OUT	78 87
87 74	IN	MXM_DP_C_ML_N<3>	NO_TEST	C9227	1	2	0.1uF	NO_TEST	DP_INT_ML_C_N<3>	OUT	78 87



SYNC MASTER=DAVE		SYNC DATE=01/07/2010	
PAGE TITLE			
DISPLAYPORT CONNECTIONS			
DRAWING NUMBER		051-8337	
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
92 OF 110		SHEET	
80 OF 92			



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0686	1	K22/K23 PROD. MDP	J9400	CRITICAL	METAL_IO
514-0727	1	K74/K75 MDP, PLASTIC, PD/NI	J9400	CRITICAL	PLASTIC_IO

SYNC MASTER=K74 MASTER SYNC DATE=N/A

Display: Ext DP Connector

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 94 OF 110
 SHEET: 81 OF 92

K74/K75 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.21 MM	0.085 MM	=STANDARD		
35_OHM_SE	*	Y	0.19 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD		
39_OHM_SE	*	Y	0.16 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD		
45_OHM_SE	*	Y	0.12 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.076 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.155 MM	0.085 MM	=STANDARD	0.135 MM	0.1 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.115 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.085 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_CTL	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
RCOMP	*	Y	0.254 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	BGA_P1MM	POWER_CTL
POWER	*	POWER_WIDTH
VR_CTL_PHY	BGA_P1MM	DEFAULT
VR_CTL_PHY	*	POWER_CTL

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?
6:1_SPACING	*	0.6 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.8 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_PCI	*	BGA_P1MM	BGA_P1MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.150 MM	?
2X_DIELECTRIC	TOP, BOTTOM	0.160 MM	?
3X_DIELECTRIC	*	0.220 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.240 MM	?
4X_DIELECTRIC	*	0.300 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.320 MM	?
5X_DIELECTRIC	*	0.380 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.400 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	*	*	STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	STANDARD

SYNC MASTER=K74 MASTER SYNC DATE=N/A

K74/K75 RULE DEFINITIONS

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 100 OF 110
 SHEET: 82 OF 92

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_45S, MEM_39S, MEM_35S, MEM_70D.

Memory Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Lists various net constraints like MEM_A_CLK P<3..0>, MEM_A_CKE<3..0>, MEM_A_CS L<3..0>, etc.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2MEM, MEM_CTRL2CTRL, MEM_CTRL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DQ_ODD2DQ_ODD, MEM_DQ_ODD2MEM, MEM_DQ_EVEN2DQ_EVEN, MEM_DQ_EVEN2MEM, MEM_DQ_EVEN2DQ_ODD, MEM_DQS2MEM, MEM_2OTHER.

Memory Bus Spacing Group Assignments

Complex table with multiple sub-tables mapping NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE to SPACING_RULE_SET for various signals like MEM_CLK, MEM_DQS, MEM_DQ_ODD, MEM_DQ_EVEN, MEM_CMD, MEM_CTRL, MEM_DQ_ODD2DQ_ODD, MEM_DQ_EVEN2DQ_ODD, MEM_CTRL2CTRL, MEM_CMD2CMD, MEM_DQ_ODD2MEM, MEM_DQ_EVEN2MEM, MEM_DQ_ODD2DQ_ODD.

Need to support MEM_*-style wildcards!

Tables for PHYSICAL_RULE_SET, NET_PHYSICAL_TYPE, MEM_POWER_WIDTH, MEM_POWER_PHY, SPACING_RULE_SET, and MEM_RCMP definitions.

MEMORY POWER PROPERTIES

Table with 4 columns: VOLTAGE, PHYSICAL, SPACING. Lists power properties like CPU DIMM VREF A, CPU DIMM VREF B.

Memory Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Lists net constraints for MEM B like MEM_B_CLK P<3..0>, MEM_B_CKE<3..0>, MEM_B_CS L<3..0>, etc.

Page title: SYNC MASTER=K74 MASTER, SYNC DATE=N/A. Title: Memory Constraints. Apple Inc. Drawing Number: 051-8337, Revision: A.0.0. Notice of Proprietary Property. Page: 101 OF 110, Sheet: 83 OF 92.

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?				

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_RCOMP_PHY	*	Y	0.254 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5X_DIELECTRIC	?	SATA	TOP,BOTTOM	=5X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE GRAPHICS			
	PCIE_85D	PCIE	PEG_R2D_C_P<15..0> 8 76
	PCIE_85D	PCIE	PEG_R2D_C_N<15..0> 8 76
	PCIE_85D	PCIE	PEG_D2R_P<15..0> 8 76
	PCIE_85D	PCIE	PEG_D2R_N<15..0> 8 76
	PCIE_85D	PCIE	MMX_PCIE_R2D_P<15..0> 74 76
	PCIE_85D	PCIE	MMX_PCIE_R2D_N<15..0> 74 76
	PCIE_85D	PCIE	MMX_PCIE_D2R_P<15..0> 74 76
	PCIE_85D	PCIE	MMX_PCIE_D2R_N<15..0> 74 76
PCIE I/O			
	PCIE_85D	PCIE	PCIE_MINI_R2D_P 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_N 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_C_P 17 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_C_N 17 33
	PCIE_85D	PCIE	PCIE_MINI_D2R_P 17 33
	PCIE_85D	PCIE	PCIE_MINI_D2R_N 17 33
DMI			
	PCIE_85D	PCIE	DMI_S2N_P<3..0> 9 18
	PCIE_85D	PCIE	DMI_S2N_N<3..0> 9 18
	PCIE_85D	PCIE	DMI_N2S_P<3..0> 9 18
	PCIE_85D	PCIE	DMI_N2S_N<3..0> 9 18
FDI			
PCIE REF CLOCKS			
	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P 8
	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N 8
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P 17 33
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N 17 33
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P 17 39
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N 17 39
	ENET_100D	ENET_MII	PCIE_CLK100M_ENET_P 17 37
	ENET_100D	ENET_MII	PCIE_CLK100M_ENET_N 17 37
SATA			
	SATA_85D	SATA	SATA_HDD_R2D_C_P 17 42
	SATA_85D	SATA	SATA_HDD_R2D_C_N 17 42
	SATA_85D	SATA	SATA_HDD_R2D_P 42
	SATA_85D	SATA	SATA_HDD_R2D_N 42
	SATA_85D	SATA	SATA_HDD_D2R_P 17 42
	SATA_85D	SATA	SATA_HDD_D2R_N 17 42
	SATA_85D	SATA	SATA_HDD_D2R_C_P 42
	SATA_85D	SATA	SATA_HDD_D2R_C_N 42
	SATA_85D	SATA	SATA_ODD_R2D_C_P 17 42
	SATA_85D	SATA	SATA_ODD_R2D_C_N 17 42
	SATA_85D	SATA	SATA_ODD_R2D_P 42
	SATA_85D	SATA	SATA_ODD_R2D_N 42
	SATA_85D	SATA	SATA_ODD_D2R_P 17 42
	SATA_85D	SATA	SATA_ODD_D2R_N 17 42
	SATA_85D	SATA	SATA_ODD_D2R_C_P 42
	SATA_85D	SATA	SATA_ODD_D2R_C_N 42
CLOCKS			
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_CPU_P 10 20
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_CPU_N 10 20
	CLK_PCIE_100D	CLK_PCIE	GFX_CLK120M_DPLLSS_P 10 17
	CLK_PCIE_100D	CLK_PCIE	GFX_CLK120M_DPLLSS_N 10 17
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_ITP_P 10 24
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_ITP_N 10 24
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_CPU_P 10 17
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_CPU_N 10 17
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_PCH_P 17 25
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_PCH_N 17 25
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_PCH_P 17 25
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_PCH_N 17 25
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK96M_DOT_P 17 25
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK96M_DOT_N 17 25
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK100M_SATA_P 17 25
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK100M_SATA_N 17 25

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
CPU_ITP	CPU_50S	CPU_ITP	XDP_BPM_L<7..0> 10 24
	CPU_50S	CPU_ITP	CPU_CFG<17..0> 9 14 24
	CPU_50S	CPU_ITP	XDP_OBSDATA_A<3..0> 24
CPU_MISC	CPU_RCOMP_PHY	CPU_RCOMP	CPU_PEG_COMP 9
	CPU_RCOMP_PHY	CPU_RCOMP	CPU_PEG_RBIA5 9
	CPU_RCOMP_PHY	CPU_RCOMP	CPU_COMP3 10
	CPU_RCOMP_PHY	CPU_RCOMP	CPU_COMP2 10
	CPU_RCOMP_PHY	CPU_RCOMP	CPU_COMP1 10
	CPU_RCOMP_PHY	CPU_RCOMP	CPU_COMP0 10

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE PCIE/DMI/FDI/SATA CONSTRAINTS			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 102 OF 110		SHEET 84 OF 92	

PCH CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	0.2 MM	?
COMP_PCH	*	0.2 MM	?

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4X_DIELECTRIC	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?


XTAL Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	PCI_55S	PCI	PCI REQ0 L
	PCI_55S	PCI	PCI REQ1 L
	CLK_PCH_55S	CLK_PCH	PCH CLK33M PCIOOUT
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIIN
	LPC_55S	LPC	LPC AD<3..0>
	LPC_55S	LPC	LPC FRAME L
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS
	CLK_LPC_55S	PM	PM CLK32K SUSCLK R
	CLK_LPC_55S	PM	PM CLK32K SUSCLK
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS R
	USB_90D	USB	USB EXTA P
	USB_90D	USB	USB EXTA N
	USB_90D	USB	USB PORT0 P
	USB_90D	USB	USB PORT0 N
	USB_90D	USB	USB EXTB P
	USB_90D	USB	USB EXTB N
	USB_90D	USB	USB PORT1 P
	USB_90D	USB	USB PORT1 N
	USB_90D	USB	USB EXTC P
	USB_90D	USB	USB EXTC N
	USB_90D	USB	USB PORT2 P
	USB_90D	USB	USB PORT2 N
	USB_90D	USB	USB EXTD P
	USB_90D	USB	USB EXTD N
	USB_90D	USB	USB D MUXED P
	USB_90D	USB	USB D MUXED N
	USB_90D	USB	USB PORT3 P
	USB_90D	USB	USB PORT3 N
	USB_90D	USB	USB CAMERA P
	USB_90D	USB	USB CAMERA N
	USB_90D	USB	USB CAMERA I P
	USB_90D	USB	USB CAMERA I N
	USB_90D	USB	USB BT P
	USB_90D	USB	USB BT N
	USB_90D	USB	USB BT L P
	USB_90D	USB	USB BT L N
	USB_90D	USB	USB IR P
	USB_90D	USB	USB IR N
	USB_90D	USB	USB IR L P
	USB_90D	USB	USB IR L N
	USB_90D	USB	USB SDCARD P
	USB_90D	USB	USB SDCARD N
	USB_90D	USB	USB SDCARD L P
	USB_90D	USB	USB SDCARD L N
	CLK_XTAL	XTAL	PCH CLK32K RTCX1
	CLK_XTAL	XTAL	PCH CLK32K RTCX2
	CLK_XTAL	XTAL	CK505 XTAL IN
	CLK_XTAL	XTAL	CK505 XTAL OUT
	CLK_PCH_55S	CLK_PCH	PCH CLK14P3M REFCLK
	USB_90D	USB	USB HUB1 UP P
	USB_90D	USB	USB HUB1 UP N
	USB_90D	USB	USB HUB2 UP P
	USB_90D	USB	USB HUB2 UP N

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	SPI_55S	SPI	SPI CLK R
	SPI_55S	SPI	SPI CLK
	SPI_55S	SPI	SPI MOSI R
	SPI_55S	SPI	SPI MOSI
	SPI_55S	SPI	SPI MISO
	SPI_55S	SPI	SPI MISO R
	SPI_55S	SPI	SPI CS0 R L
	SPI_55S	SPI	SPI CS0 L
	SPI_55S	SPI	SPI MLB CS L
	SPI_55S	SPI	SPI ALT CS L
	SPI_55S	SPI	SPIROM USE MLB
	SPI_55S	SPI	SPI ALT MOSI
	SPI_55S	SPI	SPI ALT MISO
	SPI_55S	SPI	SPI ALT CLK
	HDA_55S	HDA	HDA BIT CLK
	HDA_55S	HDA	HDA BIT CLK R
	HDA_55S	HDA	HDA RST L
	HDA_55S	HDA	HDA RST R L
	HDA_55S	HDA	HDA SDOUT
	HDA_55S	HDA	HDA SDOUT R
	HDA_55S	HDA	HDA SYNC
	HDA_55S	HDA	HDA SYNC R
	HDA_55S	HDA	HDA SDIN0
	HDA_55S	HDA	AUD SDI R
			AUD SPDIF_IN
			AUD SPDIF_OUT
			AUD SPDIF_CHIP
	HDA_55S	HDA	AUD SPKR OUTLO1L NOUT
	HDA_55S	HDA	AUD SPKR OUTLO1L POUT
	HDA_55S	HDA	AUD SPKR OUTLO1R NOUT
	HDA_55S	HDA	AUD SPKR OUTLO1R POUT
	HDA_55S	HDA	AUD SPKR OUTLO2L NOUT
	HDA_55S	HDA	AUD SPKR OUTLO2L POUT
	HDA_55S	HDA	AUD SPKR OUTLO2R NOUT
	HDA_55S	HDA	AUD SPKR OUTLO2R POUT
	CLK_XTAL	XTAL	PCH CLK25M XTALOUT
	CLK_XTAL	XTAL	PCH CLK25M XTALIN
	PCH_55S	COMP_PCH	PCH USB RBIAS
	PCH_55S	COMP_PCH	PCH SATAICOMP
	PCH_55S	COMP_PCH	PCH XCLK RCOMP
	PCH_55S	COMP_PCH	PCH DMI COMP
	CLK_XTAL	XTAL	USB HUB1 XTAL1
	CLK_XTAL	XTAL	USB HUB1 XTAL2
	PCH_55S	COMP_PCH	USB HUB1 RBIAS
	CLK_XTAL	XTAL	USB HUB2 XTAL1
	CLK_XTAL	XTAL	USB HUB2 XTAL2
	PCH_55S	COMP_PCH	USB HUB2 RBIAS

SYNC MASTER=K74 MASTER		SYNC DATE=N/A
IBEX PEAK CONSTRAINTS		
 Apple Inc.	DRAWING NUMBER	051-8337
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	A.0.0
	PAGE	103 OF 110
	SHEET	85 OF 92

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BUFO_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?
ENET_SE	*	=STANDARD	?

SOURCE: BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF	*	0.6 MM	?

CAESAR IV (SD) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD	*	=3:1_SPACING	?

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

AUDIO CONSTRAINTS

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=3:1_SPACING	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUD_DIFF	*	1:1_DIFFPAIR

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	ENET_50S	ENET_SE		BCM5764_RDAC 37
	ENET_50S	BUFO_CLK		BCM5764_CLK25M_XTALI 36 37
	ENET_50S	BUFO_CLK		BCM5764_CLK25M_XTALO 36 37
	ENET_50S	BUFO_CLK		BCM5764_CLK25M_XTAL 36
	ENET_100D	ENET_DIFF		ENET_MDI_P<3..0> 37 38
	ENET_100D	ENET_DIFF		ENET_MDI_N<3..0> 37 38
	ENET_100D	ENET_DIFF		ENET_MDI_T_P<3..0> 38
	ENET_100D	ENET_DIFF		ENET_MDI_T_N<3..0> 38
	ENET_100D	ENET_MII		PCIE_ENET_R2D_P 37
	ENET_100D	ENET_MII		PCIE_ENET_R2D_N 37
	ENET_100D	ENET_MII		PCIE_ENET_D2R_P 17 37
	ENET_100D	ENET_MII		PCIE_ENET_D2R_N 17 37
	ENET_100D	ENET_MII		PCIE_ENET_R2D_C_P 17 37
	ENET_100D	ENET_MII		PCIE_ENET_R2D_C_N 17 37
	ENET_100D	ENET_MII		PCIE_ENET_D2R_C_P 37
	ENET_100D	ENET_MII		PCIE_ENET_D2R_C_N 37
	SD_50S	SD		SDCONN_CMD 37 45
	SD_50S	SD		SDCONN_CLK 37 45
	SD_50S	SD		SDCONN_CLK_R 45
	SD_50S	SD		SDCONN_DATA<7..0> 37 45
	SD_50S	SD		BCM57765_CR_DATA<7..4> 37

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	FW_110D	FW_TP		FW_PORT0_TPA_P 40 41
	FW_110D	FW_TP		FW_PORT0_TPA_N 40 41
	FW_110D	FW_TP		FW_PORT0_TPB_P 40 41
	FW_110D	FW_TP		FW_PORT0_TPB_N 40 41
	FW_110D	FW_TP		FW_PORT0_TPA_F_P 41
	FW_110D	FW_TP		FW_PORT0_TPA_F_N 41
	FW_110D	FW_TP		FW_PORT0_TPB_F_P 41
	FW_110D	FW_TP		FW_PORT0_TPB_F_N 41
	PORT 1 & 2 NOT USED			
	FW_110D	FW_TP		FW_P0_TPA_L_P 40
	FW_110D	FW_TP		FW_P0_TPA_L_N 40
	FW_110D	FW_TP		FW_P0_TPB_L_P 40
	FW_110D	FW_TP		FW_P0_TPB_L_N 40
	UNUSED FW NETS PHYSICAL PROPERTIES			
	FW_110D	FW_TP		FW_P1_TPA_P 39 40
	FW_110D	FW_TP		FW_P1_TPA_N 39 40
	FW_110D	FW_TP		FW_P2_TPA_P 39 40
	FW_110D	FW_TP		FW_P2_TPA_N 39 40

AUDIO NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
	AUD_DIFF	AUDIO		AUDAMPINBLN 58
	AUD_DIFF	AUDIO		AUDAMPINBLP 58
	AUD_DIFF	AUDIO		AUDAMPINLN 58
	AUD_DIFF	AUDIO		AUDAMPINLP 58
	AUD_DIFF	AUDIO		AUD_LO2_N_R 56 58
	AUD_DIFF	AUDIO		AUD_LO2_P_R 56 58
	AUD_DIFF	AUDIO		AUDAMPINBRN 58
	AUD_DIFF	AUDIO		AUDAMPINBRP 58
	AUD_DIFF	AUDIO		AUDAMPINRN 58
	AUD_DIFF	AUDIO		AUDAMPINRP 58
	AUD_DIFF	AUDIO		AUD_LO1_N_R 56 58
	AUD_DIFF	AUDIO		AUD_LO1_P_R 56 58
	AUD_DIFF	AUDIO		AUDAMPINCLN 59
	AUD_DIFF	AUDIO		AUDAMPINCLP 59
	AUD_DIFF	AUDIO		AUD_AMPINLN 59
	AUD_DIFF	AUDIO		AUD_AMPINLP 59
	AUD_DIFF	AUDIO		AUD_LO2_N_L 56 59
	AUD_DIFF	AUDIO		AUD_LO2_P_L 56 59
	AUD_DIFF	AUDIO		AUDAMPINCRN 59
	AUD_DIFF	AUDIO		AUDAMPINCRP 59
	AUD_DIFF	AUDIO		AUD_AMPINRN 59
	AUD_DIFF	AUDIO		AUD_AMPINRP 59
	AUD_DIFF	AUDIO		AUD_LO1_N_L 56 59
	AUD_DIFF	AUDIO		AUD_LO1_P_L 56 59

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
ENET/SD/FW/AUD CONSTRAINTS			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		104 OF 110	
SHEET		86 OF 92	

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	7

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING	
	PHYSICAL			
ASSIGNED IN CONT. MGR.				
	dp_85d	DISPLAYPORT	MXM DP C ML P<3..0>	74 80
	dp_85d	DISPLAYPORT	MXM DP C ML N<3..0>	74 80
	dp_85d	DISPLAYPORT	DP INT ML C P<3..0>	78 80
	dp_85d	DISPLAYPORT	DP INT ML C N<3..0>	78 80
	dp_85d	DISPLAYPORT	MXM DP C AUX P	74 80
	dp_85d	DISPLAYPORT	MXM DP C AUX N	74 80
	dp_85d	DISPLAYPORT	DP INT AUX P	78 80
	dp_85d	DISPLAYPORT	DP INT AUX N	78 80
	dp_85d	DISPLAYPORT	MXM DP A ML P<3..0>	74 80
	dp_85d	DISPLAYPORT	MXM DP A ML N<3..0>	74 80
	dp_85d	DISPLAYPORT	GPU DP EXT ML P<3..0>	79 80
	dp_85d	DISPLAYPORT	GPU DP EXT ML N<3..0>	79 80
	dp_85d	DISPLAYPORT	RDRV DP EXT ML P<3..0>	79 80
	dp_85d	DISPLAYPORT	RDRV DP EXT ML N<3..0>	79 80
	dp_85d	DISPLAYPORT	DP EXT ML C P<3..0>	80 81
	dp_85d	DISPLAYPORT	DP EXT ML C N<3..0>	80 81
	dp_85d	DISPLAYPORT	DP ML CONN P<3..0>	81
	dp_85d	DISPLAYPORT	DP ML CONN N<3..0>	81
	dp_85d	DISPLAYPORT	MXM DP A AUX P	74 80
	dp_85d	DISPLAYPORT	MXM DP A AUX N	74 80
	dp_85d	DISPLAYPORT	RDRV DP EXT AUX P	79
	dp_85d	DISPLAYPORT	RDRV DP EXT AUX N	79
	dp_85d	DISPLAYPORT	DP EXT AUX P	79 80 81
	dp_85d	DISPLAYPORT	DP EXT AUX N	79 80 81
UNUSED VIDEO NET PHYSICAL CONSTRAINTS				
	dp_85d	DISPLAYPORT	MXM DP B AUX P	74 77
	dp_85d	DISPLAYPORT	MXM DP B AUX N	74 77
	dp_85d	DISPLAYPORT	MXM DP D AUX P	74 77
	dp_85d	DISPLAYPORT	MXM DP D AUX N	74 77
	dp_85d	DISPLAYPORT	MXM LVDS A CLK P	75 77
	dp_85d	DISPLAYPORT	MXM LVDS A CLK N	75 77
	dp_85d	DISPLAYPORT	MXM LVDS B CLK P	75 77
	dp_85d	DISPLAYPORT	MXM LVDS B CLK N	75 77
	dp_85d	DISPLAYPORT	MXM DP B ML P<3..0>	74 77
	dp_85d	DISPLAYPORT	MXM DP B ML N<3..0>	74 77
	dp_85d	DISPLAYPORT	MXM DP D ML P<3..0>	74 77
	dp_85d	DISPLAYPORT	MXM DP D ML N<3..0>	74 77
	dp_85d	DISPLAYPORT	MXM LVDS A DATA P<3..0>	75 77
	dp_85d	DISPLAYPORT	MXM LVDS A DATA N<3..0>	75 77
	dp_85d	DISPLAYPORT	MXM LVDS B DATA P<3..0>	75 77
	dp_85d	DISPLAYPORT	MXM LVDS B DATA N<3..0>	75 77

D

D

C

C

B

B

A

A

SYNC MASTER=DAVE		SYNC DATE=01/07/2010	
PAGE TITLE			
GRAPHICS CONSTRAINTS			
	Apple Inc.		DRAWING NUMBER 051-8337
			SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 105 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET 87 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL	49
	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA	49
	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL	49
	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA	49
	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL	49
	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA	49
	SMB_55S	SMB	SMBUS_SMC_BSA_SCL	49
	SMB_55S	SMB	SMBUS_SMC_BSA_SDA	49
	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL	49 88
	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA	49 88
	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL	49 88
	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA	49 88
	SMB_55S	SMB	SMBUS_PCH_CLK	17 49
	SMB_55S	SMB	SMBUS_PCH_DATA	17 49
	SMB_55S	SMB	SML_PCH_0_CLK	17 49
	SMB_55S	SMB	SML_PCH_0_DATA	17 49
	SMB_55S	SMB	SML_PCH_1_CLK	17 49
	SMB_55S	SMB	SML_PCH_1_DATA	17 49
	CLK_XTAL	XTAL	SMC_XTAL	46 47
	CLK_XTAL	XTAL	SMC_XTAL	46 47

SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	THERM_DIFF	THERMAL	SNS_T1_DP1	52
	THERM_DIFF	THERMAL	SNS_T1_DN1	52
	THERM_DIFF	THERMAL	SNS_T1_DP2_DN3	44 52
	THERM_DIFF	THERMAL	SNS_T1_DN2_DP3	44 52
	THERM_DIFF	THERMAL	SNS_T2_DP1	52
	THERM_DIFF	THERMAL	SNS_T2_DN1	52
	THERM_DIFF	THERMAL	SNS_T2_DP2	52
	THERM_DIFF	THERMAL	SNS_T2_DN2	52
	THERM_DIFF	THERMAL	SNS_T2_DP3	52
	THERM_DIFF	THERMAL	SNS_T2_DN3	52
	THERM_DIFF	THERMAL	SNS_ODD_P	52 92
	THERM_DIFF	THERMAL	SNS_ODD_N	52 92
	THERM_DIFF	THERMAL	SNS_CPU_H_P	52
	THERM_DIFF	THERMAL	SNS_CPU_H_N	52
	THERM_DIFF	THERMAL	SNS_SKIN_P	52 92
	THERM_DIFF	THERMAL	SNS_SKIN_N	52 92
	THERM_DIFF	THERMAL	SNS_AMB_P	52 54 92
	THERM_DIFF	THERMAL	SNS_AMB_N	52 54 92
	THERM_DIFF	THERMAL	SNS_MXM_P	52
	THERM_DIFF	THERMAL	SNS_MXM_N	52
		THERMAL	HDD_OOB_TEMP_FILT	51 92
		THERMAL	HDD_OOB_TEMP	51
		THERMAL	HDD_OOB_TEMP_R	51
		THERMAL	SMC_HDD_OOB_TEMP	46 51

SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	THERM_DIFF	THERMAL	SENSE_MXM_P	50
	THERM_DIFF	THERMAL	SENSE_MXM_N	50
	THERM_DIFF	THERMAL	SENSE_VTT_R_P	
	THERM_DIFF	THERMAL	SENSE_VTT_R_N	
	THERM_DIFF	THERMAL	SENSE_CPU_IV5_P	50
	THERM_DIFF	THERMAL	SENSE_CPU_IV5_N	50
	THERM_DIFF	THERMAL	SENSE_CPU_VTT_P	
	THERM_DIFF	THERMAL	SENSE_CPU_VTT_N	
		THERMAL	GND_SMC_AVSS	46 47 50
		THERMAL	SMC_CPU_IV5_ISENSE	46 50
		THERMAL	SMC_CPU_IV5_ISENSE_R	50
		THERMAL	SMC_CPU_IV5_VSENSE	46 50
		THERMAL	SMC_CPU_VSENSE	46 50
	VID_PHY	VR_CTL	VR_CPU_IOUT	12 65
	THERM_DIFF	THERMAL	VR_ISNS_CPU_P	50
	THERM_DIFF	THERMAL	VR_ISNS_CPU_N	50
		THERMAL	SNS_PS_CPU_ISNS	50
		THERMAL	SMC_CPU_ISENSE	46 50

SYNC MASTER=TEMP SYNC DATE=12/09/2009

SMC Constraints

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

BRANCH:

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 106 OF 110
 SHEET: 88 OF 92

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SWITCHNODE	SWITCHNODE	BGA_P1MM	BGA_P2MM
SWITCHNODE	POWER	BGA_P1MM	BGA_P2MM
SWITCHNODE	GND	BGA_P1MM	BGA_P2MM
SWITCHNODE	*	BGA_P1MM	BGA_P2MM
SWITCHNODE	POWER	*	6:1_SPACING
SWITCHNODE	GND	*	6:1_SPACING
SWITCHNODE	*	*	SWITCHNODE

POWER NET PROPERTIES

NET_TYPE			
PHYSICAL	SPACING	VOLTAGE	
POWER	SWITCHNODE	1.5V	VR CPU PHASE1 66
POWER	SWITCHNODE	1.5V	VR CPU PHASE2 66
POWER	SWITCHNODE	1.5V	VR CPU PHASE3 66
POWER	SWITCHNODE	3.3V	P3V3S5 REG PHASE 70
POWER	SWITCHNODE	5V	P5V3 REG PHASE 70
POWER	SWITCHNODE	1.1V	VTT REG PHASE 70
POWER	SWITCHNODE	3.4V	P3V42G3H SW 72
POWER	SWITCHNODE	1.05V	PCHCORE REG PHASE 69
POWER	SWITCHNODE	1.5V	DDR REG PHASE 71
POWER	SWITCHNODE	1.8V	PIV8 REG PHASE 71
POWER	POWER	1.5V	PP0V75_S3 MEM VREFCA A 28 30
POWER	POWER	1.5V	PP0V75_S3 MEM VREFCA B 28 31
POWER	POWER	1.5V	PP0V75_S3 MEM VREFDO A 28 30
POWER	POWER	1.5V	PP0V75_S3 MEM VREFDO B 28 31
POWER	POWER	12V	PP12V_AUD_SPKRAMP PLANE
POWER	POWER	12V	PP12V_S0 5 64
POWER	POWER	12V	PP12V_S0_CPU_FLTRD 65 66
POWER	POWER	12V	PP12V_S0_FAN0_L 53 92
POWER	POWER	12V	PP12V_S0_FAN1_L 53 92
POWER	POWER	12V	PP12V_S0_FAN2_L 54 92
POWER	POWER	12V	PP12V_G3H 5 72
POWER	POWER	12V	PP12V_S5 5
POWER	POWER	12V	FW_PORT0_VP 41
POWER	POWER	12V	FW_PORT0_VP_F 41
POWER	POWER	12V	PPVP_FW_PHY_CPS 40 41
POWER	POWER	1.1V	PPVCORE_S0_CPU 5
POWER	POWER	1.1V	PPVCORE_S0_CPU_REG1 66
POWER	POWER	1.1V	PPVCORE_S0_CPU_REG2 66
POWER	POWER	1.1V	PPVCORE_S0_CPU_REG3 66
POWER	POWER	1.05V	PP1V05_S0 5
POWER	POWER	1.05V	PP1V05_S0_CK505_F 25
POWER	POWER	1.05V	PP1V05_S0_PCH_VCCADPLLA 16 21
POWER	POWER	1.05V	PP1V05_S0_PCH_VCCADPLLB 16 21
POWER	POWER	1.05V	PP1V05_S0_PCH_VCCADPLLC 21 23
POWER	POWER	1.05V	PP1V05_S0_PCH_VCCAPLL_FDI 21 23
POWER	POWER	1.05V	PP1V05_S0_PCH_VCCAPLL_SATA 21 23
POWER	POWER	1.05V	PP1V05_S0_PCH_VCCA_CLK 21 23
POWER	POWER	1.05V	PP1V05_SM_PCH_LAN 5
POWER	POWER	1.1V	PPVTT_S0 5 50
POWER	POWER	0.75V	PPVTT_S0_DDR 5
POWER	POWER	0.75V	PP0V75_S0 5
POWER	POWER	1.5V	PP1V5_S0 5
POWER	POWER	1.5V	PP1V5_S0_CK505_F 25
POWER	POWER	1.5V	PP1V5_S0_CK505_R 25
POWER	POWER	1.5V	PP1V5_S3 5
POWER	POWER	1.5V	PP1V5_CPU_MEM 5 50
POWER	POWER	1.5V	PP1V8R1V5_S0_PCH_VCCVRM 21 23
POWER	POWER	1.5V	PP1V5_FW_VDDA 39
POWER	POWER	1.5V	PP1V8_S0 5
POWER	POWER	1.96V	PP1V96_FW_PLLVDD 39
POWER	POWER	1.96V	PP1V95_FW_FWPHY 39 40

POWER NET PROPERTIES

NET_TYPE			
PHYSICAL	SPACING	VOLTAGE	
POWER	POWER	3.3V	PP3V3_S0 5
POWER	POWER	3.3V	PP3V3_S0_CK505_F 25
POWER	POWER	3.3V	PP3V3_S0_DPFW 61
POWER	POWER	3.3V	PP3V3_S0_DPFW 61
POWER	POWER	3.3V	PP3V3_S0_HS_F 62
POWER	POWER	3.3V	PP3V3_S0_PCH_VCCA_DAC 16 21
POWER	POWER	3.3V	PP3V3_S0_TSENS_R 16 21
POWER	POWER	3.3V	PP3V3_S3 5 92
POWER	POWER	3.3V	PP3V3_S3_BT_FLT 44
POWER	POWER	3.3V	PP3V3_S3_SDCARD_FLT 44
POWER	POWER	3.3V	PP3V3_S5 5
POWER	POWER	3.3V	PPVTT_S3_DDR_BUF 71
POWER	POWER	3.3V	PPV_S0_MMX_PWSRC 70
POWER	POWER	3.3V	PPVOUT_S0_PCH_DCPSS 21
POWER	POWER	3.3V	PPVOUT_S5_PCH_DCPSS 21
POWER	POWER	3.3V	PPVOUT_S5_PCH_DCPSSUBYE 21
POWER	POWER	3.3V	PPVOUT_S3_PCH_DCPRTC 21
POWER	POWER	3.3V	PPVOUT_S0_PCH_VCCRTC_NCTP 21
POWER	POWER	3.3V	PPVBATT_G3_RTC 27
POWER	POWER	3.3V	PPVBATT_G3_RTC_R 27
POWER	POWER	3.3V	PP3V3_AUDIO_SPDIF JACK 60 92
POWER	POWER	3.3V	PP3V3_FW_AVDD 39
POWER	POWER	3.3V	PP3V3_FW_ESD 41
POWER	POWER	3.3V	PP3V3_FW_PLLVDD 39
POWER	POWER	3.3V	PP3V3_FW_VDDA 39
POWER	POWER	3.3V	PP3V3_G3_RTC 17 21 37
POWER	POWER	3.3V	PP_ENET_CTRL12 36
POWER	POWER	3.4V	PP3V3_G3H_SMC_AVCC 46
POWER	POWER	3.3V	PP3V3_G3H_AVREF_SMC 46 47
POWER	POWER	3.42V	PP3V42_G3H 5
POWER	POWER	4.5V	4V5_REG_IN 56
POWER	POWER	4.5V	PP4V5_AUDIO_ANALOG 56
POWER	POWER	5V	PP5V_S0 5 92
POWER	POWER	5V	PP5V_S0_CPU_VCORE_VCC 65 23
POWER	POWER	5V	PP5V_S0_PCH_V5REF 21 23
POWER	POWER	5V	PP5V_S3 5 92
POWER	POWER	5V	PP5V_S3_DDR_REG_V5FILT 71
POWER	POWER	5V	PP5V_S3_CAMERA_FLT 44
POWER	POWER	5V	PP5V_S3_IR_FLT 44 92
POWER	POWER	5V	PP5V_S5 5
POWER	POWER	5V	PP5V_S5_PCH_V5REFSUS 21 23
POWER	POWER	5V	PP5V_USB2_PORT0 43
POWER	POWER	5V	PP5V_USB2_PORT0_F 43
POWER	POWER	5V	PP5V_USB2_PORT1 43
POWER	POWER	5V	PP5V_USB2_PORT1_F 43
POWER	POWER	5V	PP5V_USB2_PORT2 43
POWER	POWER	5V	PP5V_USB2_PORT2_F 43
POWER	POWER	5V	PP5V_USB2_PORT3 43
POWER	POWER	5V	PP5V_USB2_PORT3_F 43
POWER	POWER		DDR_REG_PGND 71
POWER	POWER		DDR_REG_CSGND 71

SENSING NET PROPERTIES

NET_TYPE			
PHYSICAL	SPACING		
SNS_DIFF	THERMAL	VR_CPU_ISNS1_P	65 66
SNS_DIFF	THERMAL	VR_CPU_ISNS1_N	65 66
SNS_DIFF	THERMAL	VR_CPU_ISNS1_R_P	65
SNS_DIFF	THERMAL	VR_CPU_ISNS1_R_N	65
SNS_DIFF	THERMAL	VR_CPU_ISNS2_P	65 66
SNS_DIFF	THERMAL	VR_CPU_ISNS2_N	65 66
SNS_DIFF	THERMAL	VR_CPU_ISNS2_R_P	65
SNS_DIFF	THERMAL	VR_CPU_ISNS2_R_N	65
SNS_DIFF	THERMAL	VR_CPU_ISNS3_P	65 66
SNS_DIFF	THERMAL	VR_CPU_ISNS3_N	65 66
SNS_DIFF	THERMAL	VR_CPU_ISNS3_R_P	65
SNS_DIFF	THERMAL	VR_CPU_ISNS3_R_N	65
SNS_DIFF		VR_CPU_VSEN	65
SNS_DIFF		VR_CPU_RGND	65
SNS_DIFF		VR_CPU_VSNS_R_N	65
SNS_DIFF		VR_CPU_VSNS_R_P	65
SNS_DIFF		VR_CPU_VSNS_XW_P	65
SNS_DIFF		VR_CPU_VSNS_XW_N	65
SNS_DIFF		CPU_VCC_PKG_SENSE_P	12 50 65
SNS_DIFF		CPU_VCC_PKG_SENSE_N	12 65
SNS_DIFF		VTT_REG_ISNS_P	
SNS_DIFF		VTT_REG_ISNS_N	
SNS_DIFF		CPU_VTTSENSE_P	12 68
SNS_DIFF		CPU_VTTSENSE_N	12 68
SNS_DIFF		CPU_VTTSENSE_R_P	
SNS_DIFF		CPU_VTTSENSE_R_N	
SNS_DIFF		VTT_REG_VSEN	
SNS_DIFF		VTT_REG_RGND	
SNS_DIFF		VTT_REG_RT01	
SNS_DIFF		VTT_REG_RTR1	

VR CTRL NET PROPERTIES

NET_TYPE			
PHYSICAL	SPACING		
VR_CTL_PHY	VR_CTL	VR_CPU_PH1_SNUB	66
VR_CTL_PHY	VR_CTL	VR_CPU_PH2_SNUB	66
VR_CTL_PHY	VR_CTL	VR_CPU_PH3_SNUB	66
VR_CTL_PHY	VR_CTL	VR_CPU_PWM1	65 66
VR_CTL_PHY	VR_CTL	VR_CPU_PWM2	65 66
VR_CTL_PHY	VR_CTL	VR_CPU_PWM2_R	65 66
VR_CTL_PHY	VR_CTL	VR_CPU_PWM3	65 66
VR_CTL_PHY	VR_CTL	VR_CPU_PWM3_R	65 66
VR_CTL_PHY	VR_CTL	VR_CPU_PWM4_R	65
VR_CTL_PHY	VR_CTL	VR_CPU_REF	65
VR_CTL_PHY	VR_CTL	VR_CPU_SS	65
VR_CTL_PHY	VR_CTL	VR_CPU_TCOMP	65
VR_CTL_PHY	VR_CTL	VR_CPU_TM	65
VR_CTL_PHY	VR_CTL	VR_CPU_BOOT1_RC	66
VR_CTL_PHY	VR_CTL	VR_CPU_BOOT2_RC	66
VR_CTL_PHY	VR_CTL	VR_CPU_BOOT3_RC	66
VR_CTL_PHY	VR_CTL	VR_CPU_COMP	65
VR_CTL_PHY	VR_CTL	VR_CPU_COMP_R	65
VR_CTL_PHY	VR_CTL	VR_CPU_COMP_RC	65
VR_CTL_PHY	VR_CTL	VR_CPU_DAC	65
VR_CTL_PHY	VR_CTL	VR_CPU_DRV1_BOOT	66
VR_CTL_PHY	VR_CTL	VR_CPU_DRV1_GDSEL	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV1_LGATE	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV1_UGATE	66
VR_CTL_PHY	VR_CTL	VR_CPU_DRV2_BOOT	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV2_LGATE	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV2_UGATE	66
VR_CTL_PHY	VR_CTL	VR_CPU_DRV3_BOOT	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV3_LGATE	66
VR_CTL_PHY	SWITCHNODE	VR_CPU_DRV3_UGATE	66
VR_CTL_PHY	VR_CTL	VR_CPU_FAN	65
VR_CTL_PHY	VR_CTL	VR_CPU_FB	65
VR_CTL_PHY	VR_CTL	VR_CPU_FB_R	65
VR_CTL_PHY	VR_CTL	VR_CPU_FS	65
VR_CTL_PHY	VR_CTL	VR_CPU_IMON	50 65
VR_CTL_PHY	VR_CTL	VR_CPU_IOUT_PD	65
VR_CTL_PHY	SWITCHNODE	PCHCORE_REG_UGATE	69
VR_CTL_PHY	SWITCHNODE	PCHCORE_REG_LGATE	69
VR_CTL_PHY	VR_CTL	PCHCORE_REG_VFB	69
VR_CTL_PHY	VR_CTL	PCHCORE_REG_TON	69
VR_CTL_PHY	VR_CTL	PCHCORE_REG_TRIP	69
VR_CTL_PHY	VR_CTL	PCHCORE_REG_BOOT	69
VR_CTL_PHY	VR_CTL	PCHCORE_REG_BOOT_R	69
VR_CTL_PHY	VR_CTL	VTT_REG_BOOT	
VR_CTL_PHY	VR_CTL	VTT_REG_COMP	89
VR_CTL_PHY	VR_CTL	VTT_REG_FB	
VR_CTL_PHY	VR_CTL	VTT_REG_FS	
VR_CTL_PHY	VR_CTL	VTT_REG_COMP	89
VR_CTL_PHY	VR_CTL	VTT_REG_REF	89
VR_CTL_PHY	SWITCHNODE	VTT_REG_LGATE	
VR_CTL_PHY	VR_CTL	VTT_REG_OCSET	
VR_CTL_PHY	VR_CTL	VTT_REG_OFS	
VR_CTL_PHY	VR_CTL	VTT_REG_REF	89
VR_CTL_PHY	VR_CTL	VTT_REG_UGATE	
VR_CTL_PHY	VR_CTL	VTT_REG_PH1_SNUB	
VR_CTL_PHY	VR_CTL	P3V42G3H_BOOST	72
VR_CTL_PHY	VR_CTL	P3V42G3H_FB	72

VR CTRL NET PROPERTIES

NET_TYPE			
PHYSICAL	SPACING		
VR_CTL_PHY	VR_CTL	DDR_REG_CS	71
VR_CTL_PHY	VR_CTL	DDR_REG_FB	71
VR_CTL_PHY	SWITCHNODE	DDR_REG_LGATE	71
VR_CTL_PHY	SWITCHNODE	DDR_REG_UGATE	71
VR_CTL_PHY	VR_CTL	DDR_REG_BOOT	71
VR_CTL_PHY	VR_CTL	DDR_REG_BOOT_R	71
VR_CTL_PHY	VR_CTL	DDR_REG_VDDOSNS	71
VR_CTL_PHY	VR_CTL	DDR_REG_VTTSNS	71
VR_CTL_PHY	VR_CTL	PIV8_REG_POR	71
VR_CTL_PHY	VR_CTL	P3V3S5_REG_BOOT	70
VR_CTL_PHY	VR_CTL	P3V3S5_REG_BOOT_R	70
VR_CTL_PHY	VR_CTL	P3V3S5_REG_FB	70
VR_CTL_PHY	VR_CTL	P3V3S5_REG_ISEN	70
VR_CTL_PHY	SWITCHNODE	P3V3S5_REG_LGATE	70
VR_CTL_PHY	VR_CTL	P3V3S5_REG_OCSET	70
VR_CTL_PHY	SWITCHNODE	P3V3S5_REG_UGATE	70
VR_CTL_PHY	VR_CTL	P5V33_REG_BOOT	70
VR_CTL_PHY	VR_CTL	P5V33_REG_FB	70
VR_CTL_PHY	VR_CTL	P5V33_REG_ISEN	70
VR_CTL_PHY	SWITCHNODE	P5V33_REG_LGATE	70
VR_CTL_PHY	VR_CTL	P5V33_REG_OCSET	70
VR_CTL_PHY	SWITCHNODE	P5V33_REG_UGATE	70

VR VID NET PROPERTIES


NET_TYPE			
PHYSICAL	SPACING		
VID_PHY	VR_CTL	CPU_VID<0>	12 15 65
VID_PHY	VR_CTL	CPU_VID<1>	12 15 65
VID_PHY	VR_CTL	CPU_VID<2>	12 15 65
VID_PHY	VR_CTL	CPU_VID<3>	12 15 65
VID_PHY	VR_CTL	CPU_VID<4>	12 15 65
VID_PHY	VR_CTL	CPU_VID<5>	12 15 65
VID_PHY	VR_CTL	CPU_VID<6>	12 15 65
VID_PHY	VR_CTL	CPU_VID<7>	12 15 65
VID_PHY	VR_CTL	CPU_PSI_L	12 15 65


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VID_PHY	*	39_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL	*	0.2MM	?

SYNC MASTER=K74 MASTER SYNC DATE=N/A

POWER CONSTRAINTS		DRAWING NUMBER 051-8337	SIZE D
Apple Inc.		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 107 OF 110	SHEET 89 OF 92



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE BLANK PAGE			
 Apple Inc.	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	108 OF 110	
	SHEET	90 OF 92	

PM NET PROPERTIES
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

PHYSICAL	NET_TYPE	SPACING	
E17	PM	PLT RESET L	19 27
E18	PM_VTT	PLT RESET LS1V1 L	10
E19	PM	PM ACDC PS ON	5
E20	PM	PM BATLOW L	14 18 46
E21	PM	PM CLK32K SUSCLK	0 46 85
E22	PM	PM CLK32K SUSCLK R	0 10 85
E23	PM	PM CLKRUN L	14 18 46 48
E24	PM	PM EXT_TS L<0>	
E25	PM	PM EXT_TS L<1>	
E26	PM	PM LAN PWRGD	14 18
E27	PM_VTT	FSR_CPURSTOUT L	10 24
E28	PM_VTT	PM MEM PWRGD	10 18
E29	PM	PM ME PWRGD	18 64
E30	PM	PM MXM PGOOD	44 75
E31	PM	PM PCH PWRGD	18 64
E32	PM	PM PGOOD_DDRREG S3	43 71
E33	PM	PM PGOOD_PVCORE_CPU	25 64 65
E34	PM	PM PWRBTN L	18 24 46
E35	PM	PM RSMRST L	46 63
E36	PM	PM RSMRST_PCH L	18 63
E37	PM	PM SLP_M L	18 63
E38	PM	PM SLP_S3 L	5 18 26 36 46 47 63 64 81
E39	PM	PM SLP_S4_1 L	18 63
E40	PM	PM SLP_S4 L	18 47
E41	PM	PM SLP_S5 L	18 47
E42	PM	PM SUS_PWR_ACK	18
E43	PM_VTT	PM SYNC	10 18
E44	PM	SDCARD_PLT_RST L	27 44
E45	PM	PM SYSRST L	18 27 46
E46	PM	PM SYS_PWRGD	18 64
E47	PM_VTT	PM THRMTRIP L	10 20 47
E48	PM	RSMRST_PWRGD	46 64
E49	PM	RTC RESET L	17 91
E50	PM_VTT	CPU_PWRGD	10 20 24
E51	PM	CPU RESET L	10 27
E52	PM	PGOOD_1V8_S0_G1	44
E53	PM	PGOOD_1V8_S0_G2	44
E54	PM	PGOOD_CPU_GFX_DDR	44
E55	PM	PGOOD_P1V5_S0	10 73
E56	PM	PGOOD_P1V8_S0	44
E57	PM	PGOOD_P3V3_S0	44 73
E58	PM	PGOOD_P3V3_S3	34 73
E59	PM	PGOOD_P5V_S0	43 73
E60	PM	PGOOD_PCH_AND_P1V8	44
E61	PM	PGOOD_PCH_S0	44
E62	PM	PGOOD_SYSPWROK	44
E63	PM	PGOOD_SYSPWROK_R	44
E64	PM	RTC RESET L	17 91
E65	PM	P12V_S3_EN	
E66	PM	P1V5_S0_EN	43 73
E67	PM	P3V3S0_EN	43 73
E68	PM	P3V3S3_EN	43 73
E69	PM	P5VS0_EN	43 73
E70	PM	P5VS3_EN	43 70
E71	PM	PCHCORE_REG_EN	43 69
E72	PM	PCHCORE_REG_PGOOD	43 64 69
E73	PM	PEG RESET L	4 27
E74	PM	SDCARD RESET	20 44 92

PHYSICAL	NET_TYPE	SPACING	
E87	PM	4V5_REG_EN	54
E88	PM	ALL_SYS_PWRGD_R	5 64
E89	PM	ALL_SYS_PWRGD_SMC	46 64
E90	PM	CK505_27MHZ_EN	25
E91	PM	CPUVTT_REG_EN	63 68
E92	PM_VTT	CPUVTT_REG_PGOOD	10 63 64 68
E93	PM	CPU_MEM_RESET L	10 26
E94	PM	DDRVT EN	63 71
E95	PM	DEBUG_RESET L	27 48
E96	PM	FWPHY_RESET L	39
E97	PM	FWXIO_SNOOP_EN	39
E98	PM	FW_RESET L	27 39
E99	PM	ENET_RESET L	27 37
E100	PM	MEM_RESET L	26 30 31
E101	PM	MINI_RESET L	27 33
E102	PM	SMC_DELAYED_PWRGD	47 64
E103	PM	SMC_LRESET L	27 46
E104	PM	SMC_RESET L	46 47 48
E105	PM_VTT	XDP_CPUPWRGD	10 24
E106	PM_VTT	XDP_DBRESET L	10 24 27
E107	PM_VTT	XDP_PWRGD	24

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE PM RESETS ENABLES PGOOD CONST			
Apple Inc.	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	109 OF 110
		SHEET	91 OF 92

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

J4700 USB CAMERA

89 53 **IN** PP5V_S3 FUNC_TEST=TRUE
 MIN_ALLOWED_TPS=1
 85 44 **IN** USB_CAMERA_L_P FUNC_TEST=TRUE
 85 44 **IN** USB_CAMERA_L_N FUNC_TEST=TRUE
 85 44 **IN** USB_BT_L_P FUNC_TEST=TRUE
 85 44 **IN** USB_BT_L_N FUNC_TEST=TRUE
 49 44 **IN** =SMB_ALS_SCL FUNC_TEST=TRUE
 49 44 **IN** =SMB_ALS_SDA FUNC_TEST=TRUE

1 PP5V_S3_REG Testpoint near J4700
 1 PP3V3_S3 TESTPOINT NEAR J4700
 6 GROUND TESTPOINTS NEAR J4700

J4750 USB CARD READER

85 44 **IN** USB_SDCARD_L_P FUNC_TEST=TRUE
 85 44 **IN** USB_SDCARD_L_N FUNC_TEST=TRUE
 91 44 20 **IN** SDCARD_RESET FUNC_TEST=TRUE

1 PP3V3_S3 Testpoint near J4750
 2 Ground Testpoints near J4750

J4780 IR BOARD

85 44 **IN** USB_IR_L_P FUNC_TEST=TRUE
 85 44 **IN** USB_IR_L_N FUNC_TEST=TRUE
 85 44 **IN** PP5V_S3_IR_FLT FUNC_TEST=TRUE

1 GROUND TESTPOINT NEAR J4780

J4520 SATA ODD (HIGH SPEED)

46 42 **IN** SMC_ODD_DETECT FUNC_TEST=TRUE
 1 PP5V_S0 Testpoint near J4520
 1 GROUND TESTPOINTS NEAR J4520

J5551 ODD TEMP SENSOR

88 52 **IN** SNS_ODD_P FUNC_TEST=TRUE
 88 52 **IN** SNS_ODD_N FUNC_TEST=TRUE

J5600 ODD FAN

53 **IN** FAN_0_PWR_L FUNC_TEST=TRUE
 53 **IN** FAN_TACHO_L FUNC_TEST=TRUE
 88 53 **IN** PP12V_S0_FANO_L FUNC_TEST=TRUE
 53 **IN** FAN_0_GND FUNC_TEST=TRUE

J5700 CPU FAN

54 **IN** FAN_2_PWR_L FUNC_TEST=TRUE
 54 **IN** FAN_TACH2_L FUNC_TEST=TRUE
 88 54 **IN** PP12V_S0_FAN2_L FUNC_TEST=TRUE
 54 **IN** FAN_2_GND FUNC_TEST=TRUE
 88 54 52 **IN** SNS_AMB_P FUNC_TEST=TRUE
 88 54 52 **IN** SNS_AMB_N FUNC_TEST=TRUE

1 GROUND TESTPOINT NEAR J5700

J5601 HD FAN

53 **IN** FAN_1_PWR_L FUNC_TEST=TRUE
 53 **IN** FAN_TACH1_L FUNC_TEST=TRUE
 88 53 **IN** PP12V_S0_FAN1_L FUNC_TEST=TRUE
 53 **IN** FAN_1_GND FUNC_TEST=TRUE

J5400 HDD TEMP SENSOR

88 51 **IN** HDD_OOB_TEMP_FILT FUNC_TEST=TRUE

1 GROUND TESTPOINTS NEAR J5400

J5560 SKIN TEMP SENSOR

88 52 **IN** SNS_SKIN_P FUNC_TEST=TRUE
 88 52 **IN** SNS_SKIN_N FUNC_TEST=TRUE

J6601 AUDIO MICROPHONE

60 **IN** AUD_MIC_IN1_N_CONN FUNC_TEST=TRUE
 60 **IN** GND_AUDIO_MIC1_CONN FUNC_TEST=TRUE
 60 **IN** AUD_MIC_IN1_P_CONN FUNC_TEST=TRUE
 1 Ground Testpoint near J6601

J6602 AUDIO RIGHT SPEAKER

85 60 58 **IN** AUD_SPKR_OUTLO2R_POUT FUNC_TEST=TRUE
 85 60 58 **IN** AUD_SPKR_OUTLO2R_NOUT FUNC_TEST=TRUE
 85 60 58 **IN** AUD_SPKR_OUTLO1R_POUT FUNC_TEST=TRUE
 85 60 58 **IN** AUD_SPKR_OUTLO1R_NOUT FUNC_TEST=TRUE

J6603 AUDIO LEFT SPEAKER

85 60 58 **IN** AUD_SPKR_OUTLO2L_POUT FUNC_TEST=TRUE
 85 60 58 **IN** AUD_SPKR_OUTLO2L_NOUT FUNC_TEST=TRUE
 85 60 58 **IN** AUD_SPKR_OUTLO1L_POUT FUNC_TEST=TRUE
 85 60 58 **IN** AUD_SPKR_OUTLO1L_NOUT FUNC_TEST=TRUE

J6600 AUDIO AUXILIARY CONNECTOR

2 TP'S
 88 60 **IN** PP3V3_AUDIO_SPDIF_JACK FUNC_TEST=TRUE
 MIN_ALLOWED_TPS=2
 60 **IN** AUD_LI_DET_JACK FUNC_TEST=TRUE
 60 **IN** AUD_LI_R_JACK FUNC_TEST=TRUE
 60 **IN** AUD_LI_GND_JACK FUNC_TEST=TRUE
 60 **IN** AUD_LI_L_JACK FUNC_TEST=TRUE
 60 **IN** HS_MIC_LO_JACK FUNC_TEST=TRUE
 60 **IN** HS_MIC_HI_JACK FUNC_TEST=TRUE

60 **IN** AUD_HP_L_JACK FUNC_TEST=TRUE
 60 **IN** AUD_HP_GND_JACK FUNC_TEST=TRUE
 60 **IN** AUD_HP_R_JACK FUNC_TEST=TRUE
 60 **IN** AUD_HP_TYFDET_JACK FUNC_TEST=TRUE
 60 **IN** AUD_IP_FERPH_JACK FUNC_TEST=TRUE
 60 **IN** AUD_HP_TIPDET_JACK FUNC_TEST=TRUE

60 **IN** AUD_SPDIFIN_JACK FUNC_TEST=TRUE
 60 **IN** AUD_SPDIF_OUT_JACK FUNC_TEST=TRUE

4 GROUND TESTPOINTS NEAR J6600

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
K74/K75 ICT/FCT			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	110 OF 110
		SHEET	92 OF 92