

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
01		?	?	?	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7450 MAXBUS INTERFACE
6	MPC7450 DATA / L3 CACHE INTERFACES/L3 LDO
7	CPU PLL AND CONFIGURATION STRAPS
8	DDR L3 CACHE
9	INTREPID MAXBUS AND BOOT STRAPS
10	INTREPID MEMORY INTERFACE / BOOT ROM
11	DDR MEMORY MUXES
12	200PIN DDR MEMORY SODIMM CONNECTORS
13	INTREPID AGP 4X/PCI
14	INTREPID ENET/FW/UATA/EIDE INTERFACES
15	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
16	INTREPID POWER RAILS/1.5V LDO
17	INTREPID DECOUPLING
18	CARDBUS CONTROLLER (PCI1510)
19	MAP17/31 AGP & FRAME BUFFER
20	MAP17/31 LVDS/TMDS/GPIO & GPU VCORE
21	MAP17/31 ANALOG, DVO INTERFACE, GND

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
24	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
25	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
26	USB 2.0
27	MARVELL GIGABIT ETHERNET PHY
28	FIREWIRE A/B PHY
29	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
30	PMU (POWER MANAGEMENT UNIT)
31	BATTERY CHARGER AND CONNECTOR
32	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
33	3.3V / 5V SYSTEM POWER SUPPLIES
34	CPU CORE VOLTAGE POWER SUPPLY
35	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
36	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
37	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
39	FUNCTIONAL TEST POINTS
40	REVISION HISTORY (1 OF 1)
41-42	SIGNAL NAMES
43-44	COMPONENT LOCATIONS

ENTERPRISE

12/03/2002



BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG	✓	
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB		✓
INTREPID_USB	✓	
BBANG		✓
NO_BBANG	✓	
MAP31		✓
MAP17	✓	
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
NO_4XVCORE	✓	
4X_VCORE		✓


DVT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6278	1	SCHEM, ENTERPRISE, P84	SCH1	
820-1372	1	PCBF, ENTERPRISE, P84	PCB1	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0076	1	IC, ASSP, MAP17-464, GRPHCS CTRL	548 BGA U43	CRITICAL	MAP17
338S0094	1	IC, ASSP, MAP31-464, GRPHCS CTRL	548 BGA U43	CRITICAL	MAP31

MAP17/MAP31

DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION	METRIC		 Apple Computer Inc. NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
	DRAFTER / DESIGN CK ENG APPD / MFG APPD QA APPD / DESIGNER RELEASE / SCALE	NONE MATERIAL / FINISH NOTED AS APPLICABLE SIZE D	





SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	NONE	SHT	2 OF 44

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	SHT	OF	
NONE	3	44	

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD


1	SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL) GROUND (1/2 OZ)
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)
4	PREPREG (3MIL) SIGNAL (1/2 OZ)
5	LAMINATE (4MIL) GROUND (1/2 OZ)
6	PREPREG (2MIL) CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL) CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL) GROUND (1/2 OZ)
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)
10	PREPREG (3MIL) SIGNAL (1/2 OZ)
11	LAMINATE (4MIL) GROUND (1/2 OZ)
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES


ASICS HEATSINK MOUNTS




CHASSIS MOUNTS



SPEAKER CLIPS




CONDUCTIVE MOUNTS



NOTE: 135 AND 125 PADS WERE CREATED BECAUSE THESE MOUNTING HOLES HANG OFF THE BOARD


GROUND VIAS




BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	NONE	SHT	4 OF 44






U42
APOLLO
1GHZ-1.4V
V3.3-NDE5-85C-BGA
(3 OF 3)

L3 DECOUPLING CAPS



NO STUFF ALL IF NOT USED BY PVT!!!

L3_OVDD GENERATOR



MPC7450 - L3

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	401228	REV.	0A
SCALE	NONE	SHT	6	OF	44


CPU FREQUENCY CONFIGURATION

APOLLO REV 3.0

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG			
	167MHZ	133MHZ	E	ABCD	HEX	
0.0X	PLL OFF		0	1111	0F	
1.0X	PLL BYPASS		0	0011	03	
2.0X	333	267	0	0100	04	
3.0X	500	400	0	1000	08	
4.0X	667	533	0	1010	0A	
5.0X	833	667	0	1011	0B	
5.5X	917	733	0	1001	09	
6.0X	1000	800	0	1101	0D	
6.5X	1083	867	0	0101	05	
7.0X	1167	933	0	0010	02	
7.5X	1250	1000	0	0001	01	
8.0X	1333	1067	0	1100	0C	
8.5X	1417	1133	0	0110	06	
9.0X	1500	1200	1	0111	17	
9.5X	1583	1267	0	0111	07	
10.0X	1667	1333	1	1010	1A	
10.5X	1750	1400	1	1000	18	
11.0X	1833	1467	1	1001	19	
11.5X	1917	1533	0	0000	00	
12.0X	2000	1600	1	1011	1B	
12.5X	2083	1667	1	1111	1F	
13.0X	2167	1733	1	0101	15	
13.5X	2250	1800	0	1110	0E	
14.0X	2333	1867	1	1100	1C	
15.0X	2500	2000	1	0001	11	
16.0X	2667	2133	1	1101	1D	
17.0X	2833	2267	1	0000	10	
18.0X	3000	2400	1	0010	12	
20.0X	3333	2667	1	0011	13	
21.0X	3500	2800	1	0100	14	
24.0X	4000	3200	1	0110	16	
28.0X	4667	3733	1	1110	1E	

CPU PLL CONFIG CIRCUITRY


PLL SPEED BASED ON 167MHZ - 1GHZ/667MHZ



CPU CONFIGURATION

MAXBUS VSEL

BUSTYPE SELECT




SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
CPU_L3_VSEL (PROCESSOR)	CPU_HRESET_L or INT. PU	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	401228	REV.	0A
	SCALE	NONE	SHT	7	OF	44



Addr lines swappable within a SRAM (except ADDR<0..1>)

Data lines swappable within a SRAM

Data lines swappable within a SRAM

L3 REFERENCE VOLTAGE

SAMSUNG VERIFIED THAT ALL NC PINS ARE NOT CONNECTED IN THE SUBSTRATE BALL F9, K9 CONNECTED TO GND SO BYPASS CAP CAN BE PLACED DIRECTLY UNDERNEATH THE CHIPS


L3 CACHE

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	SHT	8	OF 44

INTREPID BOOT STRAPS


BIT 32 TO 39



BIT 40 TO 47




BIT 48 TO 55




THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELPCI1SPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE




MAXBUS PULL-UPS



INTREPID BOOT STRAPS

BIT 56 TO 63



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	401228	REV.	0A
	SCALE	NONE	SHT	9	OF 44

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

36 11	MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>	10 36
36 11	MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>	10 36
36 11	MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>	10 36
36 11	MEM_DATA<3>	AK34	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>	10 36
36 11	MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>	10 36
36 11	MEM_DATA<5>	AK34	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>	10 36
36 11	MEM_DATA<6>	AJ32	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>	10 36
36 11	MEM_DATA<7>	AJ35	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>	10 36
36 11	MEM_DATA<8>	AJ36	DDR_DATA_8	DDR_A_8	G33	MEM_ADDR<8>	10 36
36 11	MEM_DATA<9>	AG33	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>	10 36
36 11	MEM_DATA<10>	AG35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>	10 36
36 11	MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>	10 36
36 11	MEM_DATA<12>	AG36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>	10 36
36 11	MEM_DATA<13>	AG32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>	10 36
36 11	MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>	10 36
36 11	MEM_DATA<15>	AG31	DDR_DATA_15	DDRCSS_0	AM34	MEM_CS_L<0>	10 36
36 11	MEM_DATA<16>	AE32	DDR_DATA_16	DDRCSS_1	AN36	MEM_CS_L<1>	10 36
36 11	MEM_DATA<17>	AF35	DDR_DATA_17	DDRCSS_2	AL35	MEM_CS_L<2>	10 36
36 11	MEM_DATA<18>	AF36	DDR_DATA_18	DDRCSS_3	AL33	MEM_CS_L<3>	10 36
36 11	MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>	11 36
36 11	MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>	11 36
36 11	MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>	11 36
36 11	MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>	11 36
36 11	MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>	11 36
36 11	MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>	11 36
36 11	MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>	11 36
36 11	MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>	11 36
36 11	MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>	11 36
36 11	MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>	11 36
36 11	MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>	11 36
36 11	MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>	11 36
36 11	MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	T35	MEM_DQM<4>	11 36
36 11	MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	T33	MEM_DQM<5>	11 36
36 11	MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>	11 36
36 11	MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>	11 36
36 11	MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L	10 36
36 11	MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L	10 36
36 11	MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L	10 36
36 11	MEM_DATA<38>	U35	DDR_DATA_38	DDRCCK0	AN35	MEM_CKE<0>	10 36
36 11	MEM_DATA<39>	T36	DDR_DATA_39	DDRCCK1	AM35	MEM_CKE<1>	10 36
36 11	MEM_DATA<40>	P33	DDR_DATA_40	DDRCCK2	AM36	MEM_CKE<2>	10 36
36 11	MEM_DATA<41>	P30	DDR_DATA_41	DDRCCK3	AL36	MEM_CKE<3>	10 36
36 11	MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_H<0>	11 36
36 11	MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_H<1>	11 36
36 11	MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_L<0>	11 36
36 11	MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_L<1>	11 36
36 11	MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYSCLK_DDRCLK_A0_UF	10 36
36 11	MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYSCLK_DDRCLK_A0_L_UF	10 36
36 11	MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYSCLK_DDRCLK_A1_UF	10 36
36 11	MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYSCLK_DDRCLK_A1_L_UF	10 36
36 11	MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	W30	INT_DDRCLK2_P_TP	10 36
36 11	MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP	10 36
36 11	MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYSCLK_DDRCLK_B0_UF	10 36
36 11	MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYSCLK_DDRCLK_B0_L_UF	10 36
36 11	MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V33	SYSCLK_DDRCLK_B1_UF	10 36
36 11	MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	V32	SYSCLK_DDRCLK_B1_L_UF	10 36
36 11	MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP	10 36
36 11	MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP	10 36
36 11	MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT_MEM_REF_H	10 38
36 11	MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT_MEM_VREF	10 38
36 11	MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22		
36 11	MEM_DATA<61>	J36	DDR_DATA_61				
36 11	MEM_DATA<62>	K36	DDR_DATA_62				
36 11	MEM_DATA<63>	K35	DDR_DATA_63				

CRITICAL U44 INTREPID-REV2.1 BGA (2 OF 9)

DDR MEMORY INTERFACE

MEM_VREF



CLOCKS


CS

CKE


ADDR

BA

CNTL




1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	ROM OPTION
341S1193	1	BOOTROM.P84	U17	CRITICAL	?

PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	NONE	SHT	10 OF 44



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG




16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	401228	REV.	0A
	SCALE	NONE	SHT	11	OF	44



STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT

DDR BYPASS CAPS
SLOT "A"


FOR RETURN CURRENT

SLOT "B"

DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	401228	0A
SCALE	SHT	12	44



AGP PULL-UPS/PULL DOWNS

INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	401228	REV.	0A
SCALE	NONE	SHT	13	OF	44

D
C
B
A


D
C
B
A

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
 PLACE CLOSE TO INTREPID SIDE


AGP I/O REFERENCE
 (PLACE CLOSE TO INTREPID AGP BALLS)

NOTE: Designs using AGP slot should use 52-ohm a resistor here.

USB2 and CBUS REQ REMAINS ON +3V_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP



ENET_TXD SERIES TERMINATION



ADDR	BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	J24 - PG 12	N/A	N/A	N/A
A1-RD	RAM - REVERSED	J27 - PG 12	N/A	N/A	N/A
A2-WR					
A3-RD					
AC-WR		N/A	N/A	DASH MODEM J10 - PG 25	N/A
AD-RD					
AE-WR	BOOTBANG E2PROM	U2300 - PG 23	N/A	N/A	N/A
AF-RD					
84-WR	LMU	U31 - PG 23	N/A	N/A	N/A
85-WR					
58-RD			FAN CONTROLLER U38 - PG 25	N/A	N/A
59-RD					
6A-WR				SNAPPER SOUND J16 - PG 23	N/A
6B-RD					
D0-WR			CLOCK SLEW SSCG U56 - PG 15	N/A	N/A
D1-RD					


ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TESTSEL5 (INPUT)	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ

INT - ENET/FW/UATA EIDE/I2C


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 401228 REV. 0A
 SCALE: NONE SHT: 14 OF 44




USB PORT ASSIGNMENTS


PORT A - RIGHT USB 1




PORT B - UNUSED




PORT C - LEFT USB




PORT D - UNUSED



PORT E - BLUETOOTH



PORT F - MODEM



HWPLL_TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES, METAL FILM, 10 K OHM, 5, 1/16W, 0402, SM	R68	NO_SSCG

APPLE COMPUTER INC.

SIZE: D 401228 0A


SCALE: NONE SHT: 15 OF 44



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	SHT	16 OF 44	
NONE			





Intrepid Decoupling


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	SHT	OF	
NONE	17	44	


PCI1510 PULL-UPS









THIS PROPERLY SHUTS DOWN CARDBUS POWER FOR PSUEDO-D3COLD



MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!




PC CARD/CARDBUS CONNECTOR



CARDBUS NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with drawing number 401228, revision 0A, scale 18, and sheet number 44.


IMPORTANT NOTES ON MAP17
NEED TO RESET GRAPHIC CHIP DURING RESTARTS



MAP17 AGP/DDR RAM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	NONE	SHT	19 OF 44



GPU VCORE SUPPLY

2.8V IFP PLL SUPPLY

MAP17 PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	401228	REV.	0A
SCALE	NONE	SHT	20	OF	44




EXTERNAL VIDEO (DVI) INTERFACE


ANALOG FILTERING PLACE CLOSE TO CONNECTOR



DVI DDC CURRENT LIMIT (55mA requirement per DVI spec)




TMDS FILTERING PLACE CLOSE TO CONNECTOR




S-VIDEO/COMP OUT INTERFACE

Place GND shorts at graphics controller




Place GND shorts at graphics controller

DVI POWER SWITCH




3V LEVEL SHIFTERS




LCD INTERFACE

LVDS INTERFACE


100K pull-ups are for no-panel case (development)
Panel has 2K pull-ups



INVERTER INTERFACE



LCD POWER SWITCHES




VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	401228	0A
SCALE	SHT	22 44
APPLE COMPUTER INC.		

8 7 6 5 4 3 2 1


MLB - ALS SENSOR




LMU




BOOT BANGER E2PROM




SLEEP LED



SPIDEY FLEX




KEYBOARD PULLUPS




- BOOT BANGING SIGNAL DEFINITION**
- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
 - 2/ PMU_HRESET_L (3V INPUT INTO LMU)
 - 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
 - 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

LMU PULL-DOWNS



KB LED DRIVER



TO USE EXTINT14, NEED TO DISCONNECT 10K PULL-UP (PG 15)

LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	SHT	23	44
NONE			

8 7 6 5 4 3 2 1

HARD DRIVE INTERFACE (UATA100)


D

EIDE SERIES TERMINATION
PLACE TERMINATORS NEAR INTREPID




C

WIRELESS INTERFACE




B

OPTICAL DRIVE INTERFACE (EIDE)




A

PLACE SERIES R CLOSE TO INTERPID




PLACE PULLUP RESISTORS CLOSE TO INTREPID



IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V


D



C

ANY SEQUENCING REQUIREMENT BETWEEN
+5V_HD_SLEEP AND +3V_SLEEP?

BLUETOOTH/LEFT-SIDE USB



B

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	D 401228	0A
	NONE	SHT 24 OF 44	


SOUND BOARD (TUBA)

AUDIO - SNAPPER
SND - INTREPID




PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY


MAIN1




PLACE CLOSE TO CPU
MAIN2




PLACE UNDERNEATH UPPER RAM
ALTERNATE1




PLACE CLOSE TO BATTERY CHARGER/VCORE
ALTERNATE2



KEEP STUFFING RESISTORS CLOSE TO ADM1031 CONTROLLER




KEEP STUFFING RESISTORS CLOSE TO ADM1031 CONTROLLER




MODEM

ARE THE 0.1UF NECESSARY ON A CONNECTOR?




FAN INTERFACE


FAN CONTROLLER



DEBUG POWER BUTTON




DEBUG JUMPERS



FAN/MODEM/SOUND/SLEEP LED/DEBUG

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	NONE	SHT	25 OF 44




INTREPID USB CONSTRAINTS

USB_DAM	USB_DA	USB_DA1::200	5 MIL SPACING	15
USB_DAP	USB_DA	USB_DA1::200	5 MIL SPACING	15
USB_DCM	USB_DC	USB_DC1::200	5 MIL SPACING	15
USB_DCP	USB_DC	USB_DC1::200	5 MIL SPACING	15
USB_D1M	USB_D1	USB_D11::200	5 MIL SPACING	15 26 39
USB_D1P	USB_D1	USB_D11::200	5 MIL SPACING	15 26 39
USB_D2M	USB_D2	USB_D21::200	5 MIL SPACING	15 26 39
USB_D2P	USB_D2	USB_D21::200	5 MIL SPACING	15 26 39

USB 2.0

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D DRAWING NUMBER 401228 SCALE NONE	REV. 0A SHEET 26 OF 44
---------------------	---	---------------------------



Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE ALL SERIES RES CLOSE TO PHY

$$V_{OUT} = 0.8V * (1 + R2EQV/R1)$$

$$R2EQV = R2A || R2B$$

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE CAPS AT TRANSFORMER PINS 1, 4, 7 & 10

PLACE RESISTORS CLOSE TO PHY

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

PUT CRYSTAL CIRCUIT CLOSE TO PHY

Y3'S LOAD CAPACITANCE IS 20PF

LED_LINK10
 LED_LINK100
 LED_LINK1000
 LED_DUPLEX
 LED_RX
 LED_TX

LED_LINK10
 LED_LINK100
 LED_LINK1000
 LED_DUPLEX
 LED_RX
 LED_TX

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	DIS_SLEEP	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0703	197S0603		Y3	

APPLE COMPUTER INC.

SIZE: D
 DRAWING NUMBER: 401228
 SCALE: NONE
 SHEET: 27 OF 44
 REV: 0A



DSX STRAP OPTIONS

- 0 -> BILINGUAL PORT
- 1 -> A-ONLY PORT

PLACE NEAR PHY

PLACE NEAR PHY

FIREWIRE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	APPLE COMPUTER INC.	D SCALE: NONE	401228 SHT: 28 OF 44	0A REV.
--	---------------------	-------------------------	--------------------------------	-------------------

PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	


FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	401228	0A
SCALE	SHT	REV.
NONE	29 OF 44	




APPLE COMPUTER INC.



UNDERVOLTAGE RESET CIRCUIT



PMU KEYBOARD RESET CIRCUIT




Pin	Signal	Pin	Signal
39 23	KBD Y<0>	86	P00_D0
39 23	KBD Y<1>	85	P01_D1
39 23	KBD Y<2>	84	P02_D2
39 23	KBD Y<3>	83	P03_D3
39 23	KBD Y<4>	82	P04_D4
39 23	KBD Y<5>	81	P05_D5
39 23	KBD Y<6>	80	P06_D6
39 23	KBD Y<7>	79	P07_D7
39 23	KBD X<0>	78	P10_D8
39 23	KBD X<1>	69	P21_A1_D1_D0
39 23	KBD X<2>	68	P22_A2_D2_D1
39 23	KBD X<3>	67	P23_A3_D3_D2
39 23	KBD X<4>	66	P24_A4_D4_D3
39 23	KBD X<5>	65	P25_A5_D5_D4
39 23	KBD X<6>	64	P26_A6_D6_D5
39 23	KBD X<7>	63	P27_A7_D7_D6
39 23	KBD X<8>	61	P30_A8_D7
39 23	KBD X<9>	59	P31_A9
30 27 28 18	IO_RESET_L	58	P32_A10
39 23	KBD COMMAND_L	57	P33_A11
39 23	KBD CONTROL_L	56	P34_A12
39 23	KBD SHIFT_L	55	P35_A13
39 23	KBD OPTION_L	54	P36_A14
39 23	KBD FUNCTION_L	53	P37_A15
15	PMU_INT_L	52	P40_A16
39 23	KBD ID	51	P41_A17
7	CPU_PLL_STOP_OC	50	P42_A18
35 33 30 23	SLEEP	48	P43_A19
9	INT_SUSPEND_ACK_L	47	P44_CS0
30 9	INT_SUSPEND_REQ_L	46	P45_CS1
		45	P46_CS2
		44	P47_CS3
		43	BYTE
		42	XOUT
		41	XIN
		40	RESET
		39	VREF
		38	AVSS
		37	AVCC
		36	VSS
		35	VCC
		34	AVCC
		33	AVCC
		32	AVCC
		31	AVCC
		30	AVCC
		29	AVCC
		28	AVCC
		27	AVCC
		26	AVCC
		25	AVCC
		24	AVCC
		23	AVCC
		22	AVCC
		21	AVCC
		20	AVCC
		19	AVCC
		18	AVCC
		17	AVCC
		16	AVCC
		15	AVCC
		14	AVCC
		13	AVCC
		12	AVCC
		11	AVCC
		10	AVCC
		9	AVCC
		8	AVCC
		7	AVCC
		6	AVCC
		5	AVCC
		4	AVCC
		3	AVCC
		2	AVCC
		1	AVCC

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0704	197S0604		Y5	Alt crystal size

Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

A29 DETECT CIRCUIT



PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

DRAWING NUMBER: 401228

REV: 0A

SCALE: NONE

SHT: 30 OF 44

DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)


CRITICAL
J19
87438-0833
M-RT-SM

DC INRUSH LIMITER

PLACE U24 NEXT TO R382
U24 SENSE VOLTAGE DROP ACROSS R382

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT




GREATER THAN 13.5V DETECT

SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V
CHARGE THROTTLED BY LOW BATTERY VOLTAGE



BATTERY CONNECTOR

CRITICAL
J25
87438-0833
M-RT-SM

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

$V_{BATT} = CELLS \times (4.096 + (0.4096 * V_{VCTL} / V_{REFIN}))$
 For 4.15v cells, $V_{VCTL} = 0.123 \text{ REFIN}$
 For 4.20v cells, $V_{VCTL} = 0.245 \text{ REFIN}$

$I_{CHG} = (0.2048 / R_{62}) * (V_{ICTL} / V_{REFIN})$

SIZE	DRAWING NUMBER	REV.
D	401228	0A
SCALE	SHT	31 OF 44
NONE		

D

D

C

C


B

B


A

A


BACKUP BATTERY / USB CONNECTOR



12.8V PBUS SUPPLY



PMU SUPPLY



12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	NONE	SHT	32 44

3.3V/5V MAIN SUPPLY



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
 3V START TO TURN ON ~25MS AFTER DCDC_EN_L
 DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

DCDC_EN TRUTH TABLE


PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4_6V_BU	+3V_PMU	VOLTAGE

THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V_MAIN SWITCHER

+3V_SLEEP LOADS

- CPU PLL Config Control
- INTREPID - IIC PULL-UPS & OSCILLATOR
- MAP17 - 3V RAIL (IF USING D3COLD)
- GRAPHIC CHIP SPREAD SPECTRUM CHIP
- LVDS DDC PULL-UPS
- DVI LEVEL SHIFTERS & PULL-UPS & HPD
- AMBIENT LIGHT SENSOR
- BOOT BANGER
- HARD DRIVE (IF USING 3V LOGIC)
- WIRELESS (IF POWERING OFF IN SLEEP)
- PMU - IIC Pull-ups
- FAN

SLEEP LEVEL SHIFTER (3V -> 5V)




+5V_SLEEP LOADS

- HEADPHONE AMPLIFIER
- OPTICAL DRIVE
- DVI
- TRACKPAD

3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	401228	REV.	0A
	SCALE	NONE	SHT	33	PPF	44



OUTPUT VOLTAGE

V _{DAC}		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
 When A/B_ is low (slow): <=1K-ohm -> 0
 >=100K-ohm -> 1


If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.

GROUND SENSE VOLTAGE DIVIDER
 This allows for an offset to the ground sense to adjust the output voltage.
 V_{REF} = 2.0V, HENCE V_{OFFSET} = 2.0V * (R1/(R1+R2)) AND V_{CORE} = V_{DAC} + V_{OFFSET}.

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1000	1	RES	0402	RES,MTL FILM,1/16W,0 OHM,5%,0402,SMD	0	1/16W	5%		R306	V _{CORE_NO_OFFSET}

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

Fmax Test Connections




V_{CORE} SUPPLY


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	0A
SCALE	SHT	REV.	
NONE	34	44	

1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	401228	REV.	0A
	SCALE	NONE	SHT	35	44	

D DIGITAL SIGNALS

C

B

A

Table with columns: GROUP, SIG_NAME, DELAY_RULE, MAX_VIAS, MAX_EXPOSED_LENGTH, STUB_LENGTH, NET_SPACING_TYPE, NO_TEST, PULSE_PARAM. Includes sections for MAXBUS, L3 CACHE, GROUP 0, GROUP 1, GROUP 2/3, DDR RAM, GROUP 4/5, GROUP 6, GROUP 7, ADDR, and CONTROL.

CLOCK LINE CONSTRAINTS

Table with columns: GROUP, SIG_NAME, DELAY_RULE, MATCHED_DELAY, MAX_VIAS, MAX_EXPOSED_LENGTH, STUB_LENGTH, NET_SPACING_TYPE, PULSE_PARAM. Includes sections for INTREPID CLOCKS, L3 CACHE, MAP17, CRYSTALS, SOUND, ETHERNET MARVELL, and FIREWIRE.

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 401228 REV. 0A SCALE: NONE SHT 36 OF 44

FUNCTIONAL TEST POINTS

	8	7	6	5	4	3	2	1	
D	FUNC_TEST=YES JTAG_ASIC_TMS 14 27	FUNC_TEST=YES TMDS_CONN_CLKP 22 37	FUNC_TEST=YES TV_C 22	FUNC_TEST=TRUE PCI_AD<7> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_PAR 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_CS0_L 24 37	FUNC_TEST=TRUE KBD_X<9> 23 30	FUNC_TEST=TRUE +5V_INV_SW 22 38	
	FUNC_TEST=YES JTAG_ASIC_TDI 14	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=TRUE PCI_CBE<8> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<0> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_CS1_L 24 37	FUNC_TEST=TRUE KBD_Y<0> 23 30	FUNC_TEST=TRUE LEFT_USB_DM 24 26 37	
	FUNC_TEST=YES JTAG_ASIC_TDO_TP 27	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=TRUE PCI_AD<9> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<1> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_RST_L 24 37	FUNC_TEST=TRUE KBD_Y<1> 23 30	FUNC_TEST=TRUE FW_TP01P 29 37	FUNC_TEST=TRUE LEFT_USB_DP 24 26 37
	FUNC_TEST=YES JTAG_ASIC_TCK 14 27	FUNC_TEST=YES VGA_B 22	FUNC_TEST=TRUE SND_TO_AUDIO 15 25	FUNC_TEST=TRUE PCI_AD<10> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<2> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_WRL 24 37	FUNC_TEST=TRUE KBD_Y<2> 23 30	FUNC_TEST=TRUE FW_TP01N 29 37	FUNC_TEST=TRUE RIGHT_USB_DM 26 32 37
	FUNC_TEST=YES JTAG_ASIC_TRST_L 14 27	FUNC_TEST=TRUE SND_SYNC 15 25	FUNC_TEST=TRUE SND_SYNC 15 25	FUNC_TEST=TRUE PCI_AD<11> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<3> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_IOCHRDRY 24 37	FUNC_TEST=TRUE KBD_Y<3> 23 30	FUNC_TEST=TRUE FW_TPIIP 29 37	FUNC_TEST=TRUE RIGHT_USB_DP 26 32 37
	FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=TRUE SND_CLKOUT 15 25 36	FUNC_TEST=TRUE SND_CLKOUT 15 25 36	FUNC_TEST=TRUE PCI_AD<12> 10 13 18 24 26 37	FUNC_TEST=TRUE AIRPORT_PCI_REQ_L 13 24	FUNC_TEST=TRUE EIDE_OPTICAL_INT 24 37	FUNC_TEST=TRUE KBD_Y<4> 23 30	FUNC_TEST=TRUE FW_TPIIN 29 37	FUNC_TEST=TRUE NEC_LEFT_USB_PWREN 24 26
	FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=TRUE SND_HP_MUTE_L 15 25	FUNC_TEST=TRUE SND_HP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<13> 10 13 18 24 26 37	FUNC_TEST=TRUE AIRPORT_PCI_GNT_L 13 24	FUNC_TEST=TRUE TPAD_F_TXD 23	FUNC_TEST=TRUE KBD_Y<5> 23 30	FUNC_TEST=TRUE CHARGE_LED_L 30 31	FUNC_TEST=TRUE NEC_LEFT_USB_OVERCURRENT 24 26
	FUNC_TEST=YES CPU_HRESET_L 5 7 23	FUNC_TEST=TRUE SND_AMP_MUTE_L 15 25	FUNC_TEST=TRUE SND_AMP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<14> 10 13 18 24 26 37	FUNC_TEST=TRUE AIRPORT_PCI_INT_L 15 24	FUNC_TEST=TRUE TPAD_F_RXD 23	FUNC_TEST=TRUE KBD_Y<6> 23 30	FUNC_TEST=TRUE ADAPTER_DET 30 31	FUNC_TEST=TRUE NEC_RIGHT_USB_PWREN 26 32
	FUNC_TEST=TRUE JTAG_CPU_TMS 5 23	FUNC_TEST=TRUE INT_AUDIO_TO_SND 15 25	FUNC_TEST=TRUE INT_AUDIO_TO_SND 15 25	FUNC_TEST=TRUE PCI_AD<15> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<0> 24 37	FUNC_TEST=TRUE LID_CLOSED_L 23	FUNC_TEST=TRUE KBD_Y<7> 23 30	FUNC_TEST=TRUE SUTRO_ALS_GAIN_SW 23 24	FUNC_TEST=TRUE NEC_RIGHT_USB_OVERCURRENT 26 32
	FUNC_TEST=TRUE JTAG_CPU_TDI 5 23	FUNC_TEST=TRUE SND_SCLK 15 25 36	FUNC_TEST=TRUE SND_SCLK 15 25 36	FUNC_TEST=TRUE PCI_AD<16> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<1> 24 37	FUNC_TEST=TRUE COMM_RESET_L 15 25	FUNC_TEST=TRUE KBD_Y<8> 23 30	FUNC_TEST=TRUE SUTRO_ALS_OUT 23 24	FUNC_TEST=TRUE DCDC_EN 20 29 32 33 34
	FUNC_TEST=TRUE JTAG_CPU_TDO_TP 5	FUNC_TEST=TRUE SND_HW_RESET_L 15 25	FUNC_TEST=TRUE SND_HW_RESET_L 15 25	FUNC_TEST=TRUE PCI_AD<17> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<2> 24 37	FUNC_TEST=TRUE COMM_SHUTDOWN 15 25	FUNC_TEST=TRUE +BATT_POS 31 38	FUNC_TEST=TRUE KBD_LED1_OUT 23 38	FUNC_TEST=TRUE BBANG_HRESET_L 23
	FUNC_TEST=TRUE JTAG_CPU_TCK 5 23	FUNC_TEST=TRUE SND_HP_SENSE_L 15 25	FUNC_TEST=TRUE SND_HP_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<18> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<3> 24 37	FUNC_TEST=TRUE COMM_RING_DET_L 15 25 30	FUNC_TEST=TRUE BATT_CLK 31	FUNC_TEST=TRUE KBD_LED2_OUT 23 38	FUNC_TEST=TRUE LT1962_L3_ADJ 6
	FUNC_TEST=TRUE JTAG_CPU_TRST_L 5 23	FUNC_TEST=TRUE INT_I2C_DATA2 15 25	FUNC_TEST=TRUE INT_I2C_DATA2 15 25	FUNC_TEST=TRUE PCI_AD<19> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<4> 24 37	FUNC_TEST=TRUE KBD_ID 23 30	FUNC_TEST=TRUE BATT_DATA 31	FUNC_TEST=TRUE COMM_TXD_L 15 25	FUNC_TEST=TRUE MAIN_RESET_L 18 19 21 24 26 30
	FUNC_TEST=TRUE JTAG_L3_TMS 8	FUNC_TEST=TRUE INT_I2C_CLK2 15 25	FUNC_TEST=TRUE INT_I2C_CLK2 15 25	FUNC_TEST=TRUE PCI_AD<20> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<5> 24 37	FUNC_TEST=TRUE +5V_TPAD_SLEEP 23 38	FUNC_TEST=TRUE BATT_NRG 31 38	FUNC_TEST=TRUE COMM_TRXC 15 25	FUNC_TEST=TRUE RF_DISABLE_L_SPN 24
	FUNC_TEST=TRUE JTAG_L3_TDI_TP 8	FUNC_TEST=TRUE USB_D1M 15 26	FUNC_TEST=TRUE USB_D1M 15 26	FUNC_TEST=TRUE PCI_AD<21> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<6> 24 37	FUNC_TEST=TRUE +3V_HALL_EFFECT 23 38	FUNC_TEST=TRUE PMU_BATT_DET_L 30 31	FUNC_TEST=TRUE COMM_GP10_L 15 25	FUNC_TEST=TRUE AIRPORT_CLKRUN_L 24
	FUNC_TEST=TRUE JTAG_L3_TDO_TP 8	FUNC_TEST=TRUE USB_D1P 15 26	FUNC_TEST=TRUE USB_D1P 15 26	FUNC_TEST=TRUE PCI_AD<22> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<7> 24 37	FUNC_TEST=TRUE KBD_CAPSLOCK_LED 23	FUNC_TEST=TRUE FAN1_GND 25 38	FUNC_TEST=TRUE COMM_DTR_L 15 25	FUNC_TEST=TRUE ROM_RW_L 10 13 24
	FUNC_TEST=TRUE INT_I2C_CLK0 12 14 23	FUNC_TEST=TRUE NO FUNCTION TEST GROUP USB_D2M 15 26	NO FUNCTION TEST GROUP USB_D2M 15 26	FUNC_TEST=TRUE PCI_AD<23> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<8> 24 37	FUNC_TEST=TRUE KBD_FUNCTION_L 23 30	FUNC_TEST=TRUE FAN1_TACH 25	FUNC_TEST=TRUE COMM_RTS_L 15 25	FUNC_TEST=TRUE ROM_ONBOARD_CS_L 10 24
	FUNC_TEST=TRUE INT_I2C_DATA0 12 14 23	FUNC_TEST=TRUE BT_USB_DM 15 24 37	FUNC_TEST=TRUE BT_USB_DM 15 24 37	FUNC_TEST=TRUE PCI_AD<24> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<9> 24 37	FUNC_TEST=TRUE KBD_CONTROL_L 23 30	FUNC_TEST=TRUE FAN2_GND 25 38	FUNC_TEST=TRUE COMM_RXD 15 25	FUNC_TEST=TRUE ROM_CS_L 10 13 24
	FUNC_TEST=TRUE INT_I2C_CLK1 14 15 25	FUNC_TEST=TRUE BT_USB_DP 15 24 37	FUNC_TEST=TRUE BT_USB_DP 15 24 37	FUNC_TEST=TRUE PCI_AD<25> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<10> 24 37	FUNC_TEST=TRUE KBD_COMMAND_L 23 30	FUNC_TEST=TRUE FAN2_TACH 25	FUNC_TEST=TRUE PMU_KB_RESET_L 30	FUNC_TEST=TRUE CLK33M_AIRPORT 13 24 36
	FUNC_TEST=TRUE INT_I2C_DATA1 14 15 25	FUNC_TEST=TRUE MODEM_USB_DM 15 25 37	FUNC_TEST=TRUE MODEM_USB_DM 15 25 37	FUNC_TEST=TRUE PCI_AD<26> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<11> 24 37	FUNC_TEST=TRUE KBD_OPTION_L 23 30	FUNC_TEST=TRUE RJ45_DP<0> 27 37	FUNC_TEST=TRUE PWR_BUTTON_L 23 25	FUNC_TEST=TRUE AIRPORT_IDSEL 24
FUNC_TEST=TRUE CBUS_DET_1_L 18	FUNC_TEST=TRUE MODEM_USB_DP 15 25 37	FUNC_TEST=TRUE MODEM_USB_DP 15 25 37	FUNC_TEST=TRUE PCI_AD<27> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<12> 24 37	FUNC_TEST=TRUE KBD_SHIFT_L 23 30	FUNC_TEST=TRUE RJ45_DN<0> 27 37	FUNC_TEST=TRUE +PBUS 38	FUNC_TEST=TRUE ROM_OE_L 10 13 24	
FUNC_TEST=TRUE CBUS_DET_2_L 18	FUNC_TEST=TRUE PCI_AD<28> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<28> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<29> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<13> 24 37	FUNC_TEST=TRUE KBD_X<0> 23 30	FUNC_TEST=TRUE RJ45_DN<1> 27 37	FUNC_TEST=TRUE +24V_PBUS 38	FUNC_TEST=TRUE GPU_VCORE 20 38	
FUNC_TEST=TRUE TMDS_DN<0> 20 21 22 37	FUNC_TEST=TRUE PCI_AD<30> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<30> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<31> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<14> 24 37	FUNC_TEST=TRUE KBD_X<1> 23 30	FUNC_TEST=TRUE RJ45_DN<2> 27 37	FUNC_TEST=TRUE CPU_VCORE_SLEEP 5 34 38	FUNC_TEST=TRUE VCORE_FB 34 38	
FUNC_TEST=TRUE TMDS_DP<0> 20 21 22 37	FUNC_TEST=TRUE PCI_AD<31> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<31> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<32> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DMA_RQ 24 36 24 37	FUNC_TEST=TRUE KBD_X<2> 23 30	FUNC_TEST=TRUE RJ45_DN<3> 27 37	FUNC_TEST=TRUE FW_TPOOR 29 38	FUNC_TEST=TRUE +12_8V_INV 22 38	
FUNC_TEST=TRUE TMDS_DN<1> 20 21 22 37	FUNC_TEST=TRUE PCI_AD<32> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<32> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<33> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_RD_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<3> 23 30	FUNC_TEST=TRUE RJ45_DP<3> 27 37	FUNC_TEST=TRUE +1_8V_MAIN 38	FUNC_TEST=TRUE +3V_PMU 38	
FUNC_TEST=TRUE TMDS_DP<1> 20 21 22 37	FUNC_TEST=TRUE PCI_AD<33> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<33> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<34> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DMAACK_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<4> 23 30	FUNC_TEST=TRUE RJ45_DN<3> 27 37	FUNC_TEST=TRUE +5V_DDC_SLEEP 22 38	FUNC_TEST=TRUE +5V_DDC_SLEEP 22 38	
FUNC_TEST=TRUE TMDS_DN<2> 20 21 22 37	FUNC_TEST=TRUE PCI_AD<34> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<34> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<35> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<0> 24 37	FUNC_TEST=TRUE KBD_X<5> 23 30	FUNC_TEST=TRUE KBD_X<6> 23 30	FUNC_TEST=TRUE +5V_DDC_SLEEP 22 38	FUNC_TEST=TRUE +5V_DDC_SLEEP 22 38	
FUNC_TEST=TRUE TMDS_DP<2> 20 21 22 37	FUNC_TEST=TRUE PCI_AD<35> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<35> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<36> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<1> 24 37	FUNC_TEST=TRUE KBD_X<6> 23 30	FUNC_TEST=TRUE KBD_X<7> 23 30	FUNC_TEST=TRUE +12_8V_INV 22 38	FUNC_TEST=TRUE +12_8V_INV 22 38	
FUNC_TEST=TRUE TMDS_CONN_CLKN 22 37	FUNC_TEST=TRUE PCI_AD<36> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<36> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<37> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<2> 24 37	FUNC_TEST=TRUE KBD_X<7> 23 30	FUNC_TEST=TRUE KBD_X<8> 23 30			

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	401228	0A
SCALE		SHT	OF
		39	44


8 7 6 5 4 3 2 1

USB_DBM 1582 15D2
 USB_DBP 1582 15D2
 USB_DCM 1582 15C2 26A5
 USB_DCP 1582 15C2 26A5
 USB_DDM 1582 15C2
 USB_DDP 1582 15C2
 USB_DEM 1582 15C2 37B2
 USB_DEP 1582 15C2 37B2
 USB_DFM 1582 37B2
 USB_DFP 1582 37B2
 USB_OC_ABL_L 1582 15C7
 USB_OC_CD_L 1582 15C7
 USB_OC_EF_L 1582 15C7
 USB_PWREN_AB_L 1582 15C7
 USB_PWREN_CD_L 1582 15C7
 USB_PWREN_EF_L 1582 15D7
 VOORE_BODINT 34C4 38C1
 VOORE_BPT 34C5 38C1
 VOORE_CC 3486 38B1
 VOORE_DH 3485 38C1
 VOORE_DL 3485 38C1
 VOORE_FAST<4..1> 34D2 34D3 34D5
 VOORE_FB 3485 38B1 39A2
 VOORE_QND 3485 38B1
 VOORE_QMDA 3485
 VOORE_QNDIV 34A5 34B5 38B1
 VOORE_QNDIV_TEST 34A4
 VOORE_QNDNS 34A1 34A5 38B1
 VOORE_QNDNS_TEST 34A4
 VOORE_LLIM 34C5 38C1
 VOORE_LX 3485 38C1
 VOORE_MUX_EM 34D5
 VOORE_MUX_SEL 34D5
 VOORE_REF 3486 38C1
 VOORE_SHEL_L 34C5
 VOORE_SLOW<4..1> 34D6
 VOORE_SRS 34A1 38B1
 VOORE_TIME 3484 38B1
 VOORE_TON 3486 38C1
 VOORE_WCC 34C6 38C1
 VOORE_WGATE 3585 1587 3484 38B1
 VOORE_VID<4..0> 34A3 34B8 34D4
 VGA_B 22C6 22D7 39D7
 VGA_G 22C5 22D7 39D7
 VGA_HSYNC 21D4 22C6 39D7
 VGA_R 22C5 22D7 39D7
 VGA_VSYNC 21D4 22C5 39D7
 VIPPCLE_PD 19C2

D
C
B
A

D
C
B
A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 401228	REV. 0A
	SCALE 42	SHT 42	OF 44

8 7 6 5 4 3 2 1

Table with 16 columns (8-1) and 16 rows (C1-C165) containing component identifiers like C166 CAP 1825, C167 CAP 1783, etc.

Table with 16 columns (7-1) and 16 rows (C166-C333) containing component identifiers like C166 CAP 1825, C167 CAP 1783, etc.

Table with 16 columns (6-1) and 16 rows (C334-C501) containing component identifiers like C334 CAP 1707, C335 CAP 1700, etc.

Table with 16 columns (5-1) and 16 rows (C502-C669) containing component identifiers like C502 CAP 3204, C503 CAP 3203, etc.

Table with 16 columns (4-1) and 16 rows (C670-C837) containing component identifiers like C670 CAP 8A3, C671 CAP 8A3, etc.

Table with 16 columns (3-1) and 16 rows (C838-C1005) containing component identifiers like C838 CAP 3103, C839 CAP 1506, etc.

Table with 16 columns (2-1) and 16 rows (Q9-Q8) containing component identifiers like Q9 TRA_F06G324L 32D6, Q10 TRA_S14435D0 31D5, etc.

Table with 16 columns (1-1) and 16 rows (D1-D16) containing component identifiers like D1 DIODE_SCHOT 31205, D2 DIODE_SCHOT 31205, etc.

Table with 16 columns (A-1) and 16 rows (A1-A16) containing component identifiers like A1 CON_F10RT_S2MT_S1 15A6, A2 CON_F10RT_S2MT_S1 15A6, etc.

APPLE COMPUTER INC. logo and text. Includes 'NOTICE OF PROPRIETARY PROPERTY' section.

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with 4 columns: SIZE, DRAWING NUMBER, REV., and a field for 401228. Includes 'SCALE' and 'SHT' fields.

Table with 2 columns: Address (e.g., R106 RES 13D3), Component (e.g., R107 RES 13D8), Value (e.g., 13D3).

Table with 2 columns: Address (e.g., R274 RES 33A3), Component (e.g., R275 RES 20B5), Value (e.g., 33A3).

Table with 2 columns: Address (e.g., R442 RES 30D1), Component (e.g., R443 RES 30B1), Value (e.g., 30D1).

Table with 2 columns: Address (e.g., R610 RES 22C1), Component (e.g., R611 RES 22C2), Value (e.g., 22C1).

Table with 2 columns: Address (e.g., R889 RES 15B7), Component (e.g., R890 RES 15B6), Value (e.g., 15B7).

Table with 2 columns: Address (e.g., Y1 CRYSTAL 15A5), Component (e.g., Y2 CRYSTAL_401M 21B4), Value (e.g., 15A5).

Table with 2 columns: Address (e.g., R106 RES 13D3), Component (e.g., R107 RES 13D8), Value (e.g., 13D3).

Table with 2 columns: Address (e.g., R274 RES 33A3), Component (e.g., R275 RES 20B5), Value (e.g., 33A3).

Table with 2 columns: Address (e.g., R442 RES 30D1), Component (e.g., R443 RES 30B1), Value (e.g., 30D1).

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR HEREBY GRANTS TO THE FOLLOWING ADDRESSEE THE RIGHT TO MAINTAIN THE DOCUMENT IN CONFIDENCE AND TO REPRODUCE OR PUBLISH IN WHOLE OR PART

Table with 3 columns: SIZE (D), DRAWING NUMBER (401228), REV. (0A). Includes SCALE and SHEET OF information.



APPLE COMPUTER INC.