

M72-EVT

03/27/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
27		495038	ENGINEERING RELEASED	03/27/07	?



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


Page	Contents	Sync
1	Table of Contents	N/A
2	System Block Diagram	DEREK 03/05/2007
3	Power Block Diagram	MARK 03/05/2007
4	BOM Configuration	JAMES 03/05/2007
5	Revision History	JAMES 03/05/2007
6	Power Conn / Alias	MARK 03/05/2007
7	Functional / ICT Test	JAMES 03/05/2007
8	GROUNDING ALIASES	MARK 03/05/2007
9	CPU FSB	JAMES 03/05/2007
10	CPU Power & Ground	JAMES 03/05/2007
11	CPU Decoupling & VID	MARK 03/05/2007
12	eXtended Debug Port (XDP)	JAMES 03/05/2007
13	NB CPU Interface	T9_MLB_NOME 03/05/2007
14	NB PEG / Video Interfaces	T9_MLB_NOME 03/05/2007
15	NB Misc Interfaces	T9_MLB_NOME 03/05/2007
16	NB DDR2 Interfaces	T9_MLB_NOME 03/05/2007
17	NB Power 1	T9_MLB_NOME 03/05/2007
18	NB Power 2	T9_MLB_NOME 03/05/2007
19	NB Grounds	T9_MLB_NOME 03/05/2007
20	NB Standard Decoupling	JAMES 03/05/2007
21	NB Graphics Decoupling	JAMES 03/05/2007
22	SB Enet, Disk, FSB, LPC	DAVE 03/05/2007
23	SB PCI, PCIE, DMI, USB	DAVE 03/05/2007
24	SB Pwr Mgt, GPIO, Clink	DAVE 03/05/2007
25	SB Power & Ground	DAVE 03/05/2007
26	SB Decoupling	DAVE 03/05/2007
27	SB Misc	DAVE 03/05/2007
28	Clock (CK505)	JAMES 03/05/2007
29	Clock Termination	JAMES 03/05/2007
30	DDR2 SO-DIMM Connector A	JAMES 03/05/2007
31	DDR2 SO-DIMM Connector B	JAMES 03/05/2007
32	Memory Active Termination	JAMES 03/05/2007
33	PCI-E MiniCard Connector	DOUG 03/05/2007
34	Ethernet (Yukon)	DOUG 03/05/2007
35	YUKON/ULTRA SUPPORT	DOUG 03/05/2007
36	ETHERNET CONNECTOR	DOUG 03/05/2007
37	FW: 1394B CONTROLLER	DOUG 03/05/2007
38	FW: 1394B MISC	DOUG 03/05/2007
39	FIREWIRE CONNECTORS	DOUG 03/05/2007
40	PATA Connector	DAVE 03/05/2007
41	SATA Connectors	DOUG 03/05/2007
42	EXTERNAL USB CONNECTORS	DOUG 03/05/2007
43	Internal USB Connections	DOUG 03/05/2007
44	SMC	DAVE 03/05/2007
45	SMC Support	DAVE 03/05/2007

Page	Contents	Sync
46	LPC+ Debug Connector	DAVE 03/05/2007
47	SMBUS CONNECTIONS	DAVE 03/05/2007
48	Current & Voltage Sensing	DAVE 03/05/2007
49	Thermal Sensors	DAVE 03/05/2007
50	HD AND OD FAN	DAVE 03/05/2007
51	CPU FAN	DAVE 03/05/2007
52	ALS Support	DAVE 03/05/2007
53	SPI BootROM	DAVE 03/05/2007
54	POWER SEQUENCING BLOCK DIAGRAM	MARK 03/05/2007
55	PGOOD and Power Sequencing	MARK 03/05/2007
56	IMVP6 CPU VCore Regulator	MARK 03/05/2007
57	IMVP6 3RD PHASE	MARK 03/05/2007
58	1.5V / 1.05V SUPPLIES	MARK 03/05/2007
59	1.25V / MCH CORE SUPPLIES	MARK 03/05/2007
60	1.8V S3 / 0.9V S0 SUPPLIES	MARK 03/05/2007
61	5V S5 / 3.3V S3 SUPPLIES	MARK 03/05/2007
62	3.3V / 2.5V POWER SUPPLIES	MARK 03/05/2007
63	S3 & S0 FETs	MARK 03/05/2007
64	MXM PCI-E & PWR	MINGLING 03/05/2007
65	MXM I/O	MINGLING 03/05/2007
66	INTERNAL DISPLAY CONNS	MINGLING 03/05/2007
67	Analog Video Support	MINGLING 03/05/2007
68	External Display Conns	MINGLING 03/05/2007
69	MLB: AUDIO CONNECTOR	DEREK 03/05/2007
70	CPU/FSB Constraints	JONATHAN 03/05/2007
71	NB Constraints	JONATHAN 03/05/2007
72	Memory Constraints	JONATHAN 03/05/2007
73	SB Constraints (1 of 2)	JONATHAN 03/05/2007
74	SB Constraints (2 of 2)	JONATHAN 03/05/2007
75	Clock Constraints	JONATHAN 03/05/2007
76	FireWire & SMC Constraints	JONATHAN 03/05/2007
77	M72/M78 SPECIFIC CONSTRAINTS	JONATHAN 03/05/2007
78	M72/M78 RULE DEFINITIONS	JONATHAN 03/05/2007
79	Cross Reference Page	
80	Cross Reference Page	
81	Cross Reference Page	
82	Cross Reference Page	
83	Cross Reference Page	
84	Cross Reference Page	
85	Cross Reference Page	
86	Cross Reference Page	
87	Cross Reference Page	



DRAWING
TITLE=M72
ABBREV=DRAWING
LAST_MODIFIED=Thu Mar 27 11:00:09 2007

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION	METRIC		 Apple Computer Inc. NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	DRAFTER <input checked="" type="checkbox"/>	DESGN CK <input checked="" type="checkbox"/>		TITLE SCH, M72, MLB
	ENG APPD <input checked="" type="checkbox"/>	MFG APPD <input checked="" type="checkbox"/>		DRAWING NUMBER 051-7228
	QA APPD <input checked="" type="checkbox"/>	DESIGNER <input checked="" type="checkbox"/>		REV. 27
	RELEASE <input checked="" type="checkbox"/>	SCALE NONE	SHT 1 OF 118	
	MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D		



System Block Diagram

SYNC_MASTER=DEREK SYNC_DATE=1/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	2		



Power Block Diagram
SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	NONE	SHT	3 OF 118

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8
630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6
607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA
V6	LOW_TDP
V8	HIGH_TDP

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880430	1	IC,NB,CRESTLINE,FM,CO,QS	U1400	CRITICAL	
33880427	1	IC,SB,IC8M,B1,QS	U2300	CRITICAL	
35980130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB,FAB,IO ALIGNMENT,M72	IO1	CRITICAL	
069-2046	1	M72/M78 22UF CAP INTERCHANGEABILITY	DOC1		
825-6447	1	MLB LABEL,48.0X4.8	X14	CRITICAL	
341S1892	1	IC,2K I2C EEPROM,MXM	U8570	CRITICAL	MXM_ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7229	1	PCB,SCHEM,MLB,M78	SCH1		24_INCH_LCD
820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD
341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD
11480292	1	RES,5.76K,0402,1%,1/16W,LF	R7117		24_INCH_LCD
13280010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD
13280101	1	CAP,CER,0.33UF,10%,6.3V,0402	C7128		24_INCH_LCD
13280131	1	CAP,CER,0.033UF,10%,16V,0402	C7134		24_INCH_LCD

051-7228	1	PCB,SCHEM,MLB,M72	SCH1		20_INCH_LCD
820-2143	1	PCB,FAB,MLB,M72,HF	MLB1		20_INCH_LCD
341T0056	1	EFI_ROM,M72/M78	U6100	CRITICAL	
341T0055	1	IC,SMC,M72	U4900	CRITICAL	20_INCH_LCD
11480309	1	RES,8.66K,0402,1%,1/16W,LF	R7117		20_INCH_LCD
13280205	1	CAP,CER,270PF,10%,50V,0402	C7113		20_INCH_LCD
13280103	1	CAP,CER,0.22UF,10%,6.3V,0402	C7128		20_INCH_LCD
13280070	1	CAP,CER,0.015UF,10%,16V,0402	C7134		20_INCH_LCD

337S3438	1	IC,MDC,SR,E1,QS,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU
337S3436	1	IC,MDC,SR,E1,QS,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU
337S3435	1	IC,MDC,SR,E1,QS,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU
337S3461	1	IC,MDC,SR,E1,QS,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU
337S3460	1	IC,MDC,SR,E1,QS,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3437	337S3436		CPU	CPU, 2.6G, 55W
124-0361	124-0339		C7490, C7491	CAP
371S0464	371S0154		D7624, D7664	DIODES

MXM_PWR_SENSE BOMOPTION CHANGE FOR PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0070	1	RES,0-OHM,2512	R5350		PRODUCTION
116S0090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION

BOM Configuration

SYNC_MASTER=JAMES SYNC_DATE=10/16/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7228	27
SCALE	SHT	OF
NONE	4	118

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PROTO REVIEW - 11/09/06

Preliminary

D

D

C

C


B

B

A

A

27	
SYNC_MASTER=JAMES	SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	5	118	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6


5

4

3

2

1




"S0" RAILS
ONLY ON IN RUN

"S3" RAILS
ON IN RUN AND SLEEP


"S5" RAILS
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 910OHM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


 APPLE COMPUTER INC.



SIZE	DRAWING NUMBER	REV.
D	051-7228	27
SCALE	SHT	OF
NONE	6	118




FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

Table listing testpoint IDs (e.g., PP1000, PP1400, PP3700) and their corresponding component locations (e.g., FSB A L<6>, CPU INIT L, PCIE CLK100M ENET P).

Table listing testpoint IDs (e.g., SB CLK100M SATA P, IDE PDIOR L, PCIE MINI D2R P) and their corresponding component locations (e.g., SB CLK100M SATA P, IDE PDIOR L, PCIE MINI D2R P).



MISC GROUND VIAS - NEEDED?



Functional / ICT Test table with columns for SYNC_MASTER, SYNC_DATE, NOTICE OF PROPRIETARY PROPERTY, and revision information.

Apple Computer Inc. header information including drawing number (051-7228), revision (27), and scale/shit information.

8

7

6

5


4

3



2

1


GND RAILS



CHASSIS GND



NOTE:
PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



Preliminary


GROUNDING ALIASES

SYNC_MASTER=MARK SYNC_DATE=(10/02/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	9	118	

8

7

6


5

4

3

2

1



LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

PLACE C1000 CLOSE TO CPU_TEST4
 PIN. MAKE SURE CPU_TEST4 IS
 REFERENCED TO GND

PM_THRMTRIP#
 SHOULD CONNECT TO ICH AND
 GND WITHOUT T (NO STUB)

PLACE TESTPOINT ON
 FSB_IERR_L WITH A GND
 0.1" AWAY

PLACEMENT_NOTE=Place R1024 near ITP connector (if present)

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU FSB


SYNC_MASTER=JAMES SYNC_DATE=11/09/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	10		



(CPU CORE POWER)
 =PPVCORE_S0_CPU 6 11 12 53
 44 A (SV Design Target)
 41 A (SV HFM)
 30.4 A (SV LFM)
 23 A (LV Design Target)

(CPU IO POWER 1.05V)
 =PP1V05_S0_CPU 6 10 12 13 50
 4500 mA (before VCC stable)
 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)
 =PP1V5_S0_CPU 6 12
 130 mA

VID0	AD6	CPU VID<0>	12 100
VID1	AE5	CPU VID<1>	12 100
VID2	AE5	CPU VID<2>	12 100
VID3	AE4	CPU VID<3>	12 100
VID4	AE3	CPU VID<4>	12 100
VID5	AE1	CPU VID<5>	12 100
VID6	AE2	CPU VID<6>	12 100

VCCSENSE AF7 CPU VCCSENSE_P
 VSSSENSE AE7 CPU VCCSENSE_N

R1100
 100
 1%
 1/16W
 MF-LP
 2 402

LAYOUT NOTE:
 PLACE R1100 AND R1101 WITHIN
 1 INCH OF CPU, NO STUBS

R1101
 100
 1%
 1/16W
 MF-LP
 2 402

LAYOUT NOTE:
 PROVIDE A TEST POINT (WITH NO STUB)
 TO CONNECT A DIFFERENTIAL PROBE
 BETWEEN VCCSENSE AND VSSSENSE

LAYOUT NOTE:
 CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
 ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING.

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU Power & Ground

SYNC_MASTER=JAMES SYNC_DATE=11/09/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHEET		OF
NONE	11		118

Current numbers from Merom for Santa Rosa EMTS, doc #20905.


CPU VCORE HF AND BULK DECOUPLING
6X 220UF, 32X 22UF 0805

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE




LAYOUT NOTE:
PLACE ON BOTTOMSIDE

CPU VCORE VID CONNECTIONS

Resistors to allow for override of CPU VID
Will probably be removed before production




VCCA (CPU AVdd) DECOUPLING



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING



LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=MARK SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	12		118

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (XDP)
 SYNC_MASTER=T9_MLB_NONE SYNC_DATE=11/06/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	13		118

8

7

6


5

4

3

2

1



NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	14	OF	118

LVDS Disable
Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.
If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.


TV-Out Signal Usage:
Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC
Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.
TV-Out Disable / CRT Enable
Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.


NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable
Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLL and VCCA_DPLL to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.




NB PEG / Video Interfaces
SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 15 OF 118		
NONE			




NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIx4 DMI x2 Select Low = DMIx2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent SDVO/PCIe x1 Low = Only SDVO or PCIe x16

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation






NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access




- TP NB_RSVD<1> R36 RSVSD1
- TP NB_RSVD<2> P37 RSVSD2
- TP NB_RSVD<3> R35 RSVSD3
- TP NB_RSVD<4> N35 RSVSD4
- TP NB_RSVD<5> AR12 RSVSD5
- TP NB_RSVD<6> AR13 RSVSD6
- TP NB_RSVD<7> AR12 RSVSD7
- TP NB_RSVD<8> AR11 RSVSD8
- TP NB_RSVD<9> V12 RSVSD9
- TP NB_RSVD<10> AR37 RSVSD10
- TP NB_RSVD<11> AM36 RSVSD11
- TP NB_RSVD<12> AL36 RSVSD12
- TP NB_RSVD<13> AM37 RSVSD13
- TP NB_RSVD<14> D20 RSVSD14
- TP NB_RSVD<20> H10 RSVSD20
- TP NB_RSVD<21> H01 RSVSD21
- TP NB_RSVD<22> H20 RSVSD22
- TP NB_RSVD<23> H22 RSVSD23
- TP NB_RSVD<24> H19 RSVSD24
- TP NB_RSVD<25> H20 RSVSD25
- TP NB_RSVD<26> H18 RSVSD26
- TP NB_RSVD<27> H18 RSVSD27
- TP MEM_CLKP2 H23 SM_CK2
- TP MEM_CLKN2 H23 SM_CK2*
- TP MEM_CLKP5 H23 SM_CK5
- TP MEM_CLKN5 H24 SM_CK5*
- MEM A A<14> H28 SA_MA14
- MEM B A<14> H28 SB_MA14
- TP NB_RSVD<34> H39 RSVSD34
- TP NB_RSVD<35> AM20 RSVSD35
- TP NB_RSVD<36> H20 RSVSD36
- TP LVDS_A_DATAP3 C48 RSVSD37
- TP LVDS_A_DATAN3 D47 RSVSD38
- TP LVDS_B_DATAP3 H44 RSVSD39
- TP LVDS_B_DATAN3 C44 RSVSD40
- TP NB_RSVD<41> A35 RSVSD41
- TP NB_RSVD<42> H37 RSVSD42
- TP NB_RSVD<43> H36 RSVSD43
- TP NB_RSVD<44> H34 RSVSD44
- TP NB_RSVD<45> C34 RSVSD45
- NB_BSEL<0> R27 CFG0
- NB_BSEL<1> N27 CFG1
- NB_BSEL<2> H24 CFG2
- NB_CFG<3> C21 CFG3 IPU
- NB_CFG<4> C23 CFG4 IPU
- NB_CFG<5> F23 CFG5 IPU
- NB_CFG<6> N23 CFG6 IPU
- NB_CFG<7> G23 CFG7 IPU
- NB_CFG<8> H20 CFG8 IPU
- NB_CFG<9> C23 CFG9 IPU
- TP NB_CFG<10> R24 CFG10 IPU
- TP NB_CFG<11> L23 CFG11 IPU
- TP NB_CFG<12> L23 CFG12 IPU
- TP NB_CFG<13> R23 CFG13 IPU
- TP NB_CFG<14> R20 CFG14 IPU
- TP NB_CFG<15> K23 CFG15 IPU
- NB_CFG<16> M20 CFG16 IPU
- TP NB_CFG<17> M24 CFG17 IPU
- TP NB_CFG<18> L32 CFG18 IPD
- NB_CFG<19> H31 CFG19 IPD
- NB_CFG<20> L34 CFG20 IPD
- PM_BMBUSY_L L19 PM_BMBUSY*
- PM_DPRSTP_L L19 PM_DPRSTP*
- PM_EXT_TSO* L16 PM_EXT_TSO*
- PM_EXT_TS1* L16 PM_EXT_TS1*
- VR_PWRGOOD_DELAY AM49 PWRGD
- NB_RESET_L AV20 RSTIN*
- PM_THRMTRIP_L N20 THERMTRIP*
- PM_DPRSLPVR L16 DPRSLPVR
- TP NB_NC<1> H51 NC1
- TP NB_NC<2> H51 NC2
- TP NB_NC<3> H50 NC3
- TP NB_NC<4> H50 NC4
- TP NB_NC<5> H49 NC5
- TP NB_NC<6> H13 NC6
- TP NB_NC<7> H12 NC7
- TP NB_NC<8> H11 NC8
- TP NB_NC<9> H11 NC9
- TP NB_NC<10> H1 NC10
- TP NB_NC<11> A5 NC11
- TP NB_NC<12> C51 NC12
- TP NB_NC<13> H50 NC13
- TP NB_NC<14> A50 NC14
- TP NB_NC<15> A49 NC15
- TP NB_NC<16> H52 NC16



NOTE: GMCH CL_PWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOV, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CL_PWROK to PWROK.

NB Misc Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=01/21/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




NB DDR2 Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 27
	SCALE NONE	SHEET 17	OF 118



Current numbers from Crestline EDS, doc #21749.

NB Power 1
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	18	118	



PROPRIETARY

TBD mA @ 1067MHz FSB (1.25V)
 850 mA @ 800MHz FSB (1.05V)
 770 mA @ 667MHz FSB (1.05V)

640 mA (667MHz DDR)
 550 mA (533MHz DDR)

NB Power 2

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE		SHT	OF
NONE		19	118




Crestline Thermal Diode Pins
 Mainly for investigation. If not used,
 alias these nets directly to GND.

NB Grounds
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 27
	SCALE NONE	SHEET 20	OF 118



NB Standard Decoupling

SYNC_MASTER=JAMES SYNC_DATE=11/03/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7228	27
SCALE	SHT	OF
NONE	21	118



Current numbers from Crestline EDS, doc #21749.



NOTE:
SANTA ROSA DESIGN GUIDE REV 1.5
P. 227-228 TABLE 95

NOTE:
SANTA ROSA DESIGN GUIDE REV 1.5
P. 227-228 TABLE 95




16 =NB_CLINK_MPWROK == TRUE VR_PWRGOOD_DELAY 7 16 70 71

VCCD_TVDAC ALSO POWERS INTERNAL THERMAL SENSORS.



NB Graphics Decoupling
 SYNC_MASTER=JAMES SYNC_DATE=10/16/06
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	22		





HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOOT	INTEGRATED PD
ACC_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC		
SYNC_MASTER=T9_MLB_NONE	SYNC_DATE=03/22/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	23		



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.



Provide a pull-down on this GPIO if not used.


SB PCI, PCIe, DMI, USB

SYNC_MASTER=T9_MLB_NOME SYNC_DATE=03/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Pin	Signal	U2300 Pin	Function
103 52	SMB_CLK	A726	SMBCLK
103 52	SMB_DATA	AD19	SMBDATA
103 52	TP_CLKLN WLAN RESET L	AG21	LINKALERT*
103 52	SMB_MR_CLK	AC17	SMLINK0
103 52	SMB_MR_DATA	AE19	SMLINK1
25	PM_RI_L	AF17	RI*
51 50 49 7	PM_SUS_STAT_L	E4	SUS_STAT*/LPCPD*
49 28 7	PM_SYSRST_L	AD18	SYS_RESET*
16	PM_BMBUSY_L	AG12	BMBUSY*/GPIO0
51 25 7	LINDACARD_GPIO	AG22	SMBALERT*/GPIO11
		AE20	STP_PCI*/GPIO15
		AG18	STP_CPU*/GPIO25
		AM14	CLKRUN*/GPIO32
		AE12	WAKE*
		AE12	SERIRQ
		AC13	THRM*
28 7	VR_PWRGD_CLKEN	AJ20	VRMPWRGD
		AJ22	TP7
40 25	PCI_PME_FW_L	A38	TACH1/GPIO1
		A39	TACH2/GPIO6
		AM9	TACH3/GPIO7
		AE16	GPIO8
25	LAN_PHYPC	AC19	GPIO12
28 25	EXTGPU_RST_L	AG8	TACH0/GPIO17
		AM12	GPIO18
28	TP_SB_GPIO20	AE11	GPIO20 IMP PD
		AM16	SCLOCK/GPIO22
25	SATA_B_PWR_EN_L	AM25	QRT_STATE0/GPIO27
25	FWH_MFG_MODE	AD16	QRT_STATE1/GPIO28
30 29	SB_SATA_CLKREQ_L	AG13	SATACLKREQ*/GPIO35
		AE9	SLOAD/GPIO38
		AE11	SDATAOUT0/GPIO39
		AD10	SDATAOUT1/GPIO48
		AD9	SPKR INT PD
16	NB_SB_SYNC_L	AE13	MCH_SYNC*
		AG21	TP3 INT PD

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.


NOTE: DPRSLEPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION


PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.



SB Pwr Mgt, GPIO, Clink
 SYNC_MASTER=TP_MLB_NOME SYNC_DATE=03/22/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	25		





SB Decoupling

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	27	118	

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


RTC Power Sources




SB RTC Crystal



CPU VCORE FORCEPSI UNUSED




VRMPWRGD INVERTER



Platform Reset Connections

Unbuffered




UNUSED PCI BUS

- 104 24 PCI Ad<0> == MAKE_BASE=TRUE TP PCI AD 0
- 104 24 PCI Ad<1> == MAKE_BASE=TRUE TP PCI AD 1
- 104 24 PCI Ad<2> == MAKE_BASE=TRUE TP PCI AD 2
- 104 24 PCI Ad<3> == MAKE_BASE=TRUE TP PCI AD 3
- 104 24 PCI Ad<4> == MAKE_BASE=TRUE TP PCI AD 4
- 104 24 PCI Ad<5> == MAKE_BASE=TRUE TP PCI AD 5
- 104 24 PCI Ad<6> == MAKE_BASE=TRUE TP PCI AD 6
- 104 24 PCI Ad<7> == MAKE_BASE=TRUE TP PCI AD 7
- 104 24 PCI Ad<8> == MAKE_BASE=TRUE TP PCI AD 8
- 104 24 PCI Ad<9> == MAKE_BASE=TRUE TP PCI AD 9
- 104 24 PCI Ad<10> == MAKE_BASE=TRUE TP PCI AD 10
- 104 24 PCI Ad<11> == MAKE_BASE=TRUE TP PCI AD 11
- 104 24 PCI Ad<12> == MAKE_BASE=TRUE TP PCI AD 12
- 104 24 PCI Ad<13> == MAKE_BASE=TRUE TP PCI AD 13
- 104 24 PCI Ad<14> == MAKE_BASE=TRUE TP PCI AD 14
- 104 24 PCI Ad<15> == MAKE_BASE=TRUE TP PCI AD 15
- 104 24 PCI Ad<16> == MAKE_BASE=TRUE TP PCI AD 16
- 104 24 PCI Ad<17> == MAKE_BASE=TRUE TP PCI AD 17
- 104 24 PCI Ad<18> == MAKE_BASE=TRUE TP PCI AD 18
- 104 24 PCI Ad<19> == MAKE_BASE=TRUE TP PCI AD 19
- 104 24 PCI Ad<20> == MAKE_BASE=TRUE TP PCI AD 20
- 104 24 PCI Ad<21> == MAKE_BASE=TRUE TP PCI AD 21
- 104 24 PCI Ad<22> == MAKE_BASE=TRUE TP PCI AD 22
- 104 24 PCI Ad<23> == MAKE_BASE=TRUE TP PCI AD 23
- 104 24 PCI Ad<24> == MAKE_BASE=TRUE TP PCI AD 24
- 104 24 PCI Ad<25> == MAKE_BASE=TRUE TP PCI AD 25
- 104 24 PCI Ad<26> == MAKE_BASE=TRUE TP PCI AD 26
- 104 24 PCI Ad<27> == MAKE_BASE=TRUE TP PCI AD 27
- 104 24 PCI Ad<28> == MAKE_BASE=TRUE TP PCI AD 28
- 104 24 PCI Ad<29> == MAKE_BASE=TRUE TP PCI AD 29
- 104 24 PCI Ad<30> == MAKE_BASE=TRUE TP PCI AD 30
- 104 24 PCI Ad<31> == MAKE_BASE=TRUE TP PCI AD 31
- 104 24 PCI C BE L<0> == MAKE_BASE=TRUE TP PCI C BE L 0
- 104 24 PCI C BE L<1> == MAKE_BASE=TRUE TP PCI C BE L 1
- 104 24 PCI C BE L<2> == MAKE_BASE=TRUE TP PCI C BE L 2
- 104 24 PCI C BE L<3> == MAKE_BASE=TRUE TP PCI C BE L 3
- 104 24 PCI_RST_L == MAKE_BASE=TRUE TP PCI_RST_L
- 104 24 PCI_PAR == MAKE_BASE=TRUE TP PCI_PAR



NO TEST DUE TO ROUTING

- 24 24 TP LAN D2R<2> NO_TEST=TRUE
- 34 24 TP CLINK WLAN DATA NO_TEST=TRUE
- 104 24 PCI_SERR_L NO_TEST=TRUE

RE-PURPOSED GPIOs




UNUSED GPIOs





SB Misc
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	28		



NEED TO CHECK CAP VALUE



PGMODE for CK410M compatibility
Pull-down with 475-ohm resistor.
Internal pull-up for CK505 mode.

CK505: Pin 2 = CKPWRGD/PD#
CK410: Pin 2 = VTT_PWRGD# / PD

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

(*) CLKREQ# internal pull-ups only on SLG8LP536/7, not CY28545-5.

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > Spare 14.318MHz

NOTE:
SYNCED FROM T9_MLB_NOME
ADDED 475-OHM RESISTOR TO NB_CLKREQ_L PER INTEL
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

Clock (CK505)

SYNC_MASTER=JAMES SYNC_DATE=11/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	DRAWING NUMBER		REV.
	D	051-7228	27
SCALE		SHT	OF
NONE		29	118

CLK Termination


(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

CK505 Configuration Straps

FCT_SEL (GFX clock select)




FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.




CLKREQ Controls

Silego SL8GLP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



Unused Clocks



Clock Termination

SYNC_MASTER=JAMES SYNC_DATE=10/18/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	30		


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A
 SYNC_MASTER=JAMES SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	31	118	


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B
 SYNC_MASTER=JAMES SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHT 32	OF 118	SIZE D	DRAWING NUMBER 051-7228	REV. 27
			APPLE COMPUTER INC.		

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector



PROPRIETARY

Memory Active Termination
 SYNC_MASTER=JAMES SYNC_DATE=12/04/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	33	118	

8

7

6


5

4

3

2


1



3.3V S3 CURRENT	D0-D2, D3HOT	D3COLD
MAX. CONT.	1100MA	250MA
MAX. PEAK	2750MA	2750MA
1.5V CURRENT	375MA	N/A
MAX. CONT.	500MA	N/A
MAX. PEAK		

NOTE: CURRENT DATA PER 5/16/2005 PCIE MINI CEM ECN

STANDOFF FOR J3400



CLINK WLAN CLK == TP CLINK WLAN CLK MAKE_BASE=TRUE 25
 CLINK WLAN DATA == TP CLINK WLAN DATA MAKE_BASE=TRUE 25 28
 CLINK WLAN RESET L == TP CLINK WLAN RESET L MAKE_BASE=TRUE 25

PCI-E MiniCard Connector
 SYNC_MASTER=DOUG SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	34		118

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V9R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBLE (See note by pin)


BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

Yukon EC	Yukon Ultra
No link: 171 mA	No link: 130 mA
10 Mbps: 179 mA	10 Mbps: 130 mA
100 Mbps: 203 mA	100 Mbps: 150 mA
1000 Mbps: 426 mA	1000 Mbps: 290 mA

Yukon EC	Yukon Ultra
No link: 4 mA	No link: 60 mA
10 Mbps: 4 mA	10 Mbps: 70 mA
100 Mbps: 4 mA	100 Mbps: 70 mA
1000 Mbps: 4 mA	1000 Mbps: 80 mA

Yukon EC (2.5V)	Yukon Ultra (1.8V)
No link: 82 mA	No link: 0 mA
10 Mbps: 108 mA	10 Mbps: 30 mA
100 Mbps: 126 mA	100 Mbps: 40 mA
1000 Mbps: 218 mA	1000 Mbps: 150 mA



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EPROM, SERIAL IIC, 8KBIT, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- ALIAS =YUKON_EC_PP2V5_ENET TO PP1V9R2V5_ENET_PHY_AVDD, ADD 1X 0.1UF AND 1X 0.001UF CAPS
- USE 0-OHM RESISTORS OR VARIABLE SUPPLY TO PROVIDE 1.8V OR 2.5V TO =PP1V9R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC_MASTER=DOUG SYNC_DATE=11/08/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7228	27
SCALE		SHT	OF
NONE		37	118


YUKON 1.9/2.5 RAIL SUPPLY




YUKON EC / YUKON ULTRA SUPPORT



YUKON 1.2 RAIL SUPPLY




YUKON T9 ALIASES



YUKON/ULTRA SUPPORT
 SYNC_MASTER=DOUG SYNC_DATE=(10/02/2006)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 38 OF 118		
NONE			



ETHERNET CONNECTOR

SYNC_MASTER=DOUG SYNC_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	NONE	SHT	39 OF 118



LAYOUT NOTE: PLACE C4010, C4011 CLOSE TO SOUTHBRIDGE(U2300)

LAYOUT NOTE: PLACE C4020, C4021 CLOSE TO FW643(U4000)

LAYOUT NOTE: PLACE Y4000 WITHIN 1.27CM OF XO/XI PINS

FW: 1394B CONTROLLER
 SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 40 OF 118		
NONE			


D

C


B

A


FW643 1.0V GENERATION




1394 PHY DATA/STROBE OPTIONS



FW643 DECOUPLING



FW 3.3V FILTERING



FW PCIE ALIASES

24	TP_PCIE_FW_R2D_C_N	PCIE_FW_R2D_C_N	40 104
		MAKE_BASE=TRUE	
24	TP_PCIE_FW_R2D_C_P	PCIE_FW_R2D_C_P	40 104
		MAKE_BASE=TRUE	
104 40 7	PCIE_FW_D2R_N	TP_PCIE_FW_D2R_N	24
		MAKE_BASE=TRUE	
104 40 7	PCIE_FW_D2R_P	TP_PCIE_FW_D2R_P	24
		MAKE_BASE=TRUE	

FW: 1394B MISC

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	42	118	



Termination
Place close to FireWire PHY

3rd TPA/TPB pair unused

ESD Rail

"Snapback" & "Late VG" Protection

"Snapback" & "Late VG" Protection

FIREWIRE CONNECTORS

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300,FL4301	40REGINAL TOKO CHOKE

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	43 OF	118
NONE			

[LATE VG NOTES]
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

IDE (ODD) Connector




PATA Connector

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 27
	SCALE NONE	SHEET 44	OF 118

8

7

6


5

4


3

2


1



SATA Port A




SATA Activity LED



UNUSED SATA PORTS

TP_SATA_B_R2D_P	==	SATA_B_R2D_C_P	23 103
MAKE_BASE=TRUE			
TP_SATA_B_R2D_N	==	SATA_B_R2D_C_N	23 103
MAKE_BASE=TRUE			
103 23 SATA_B_D2R_P	==	TP_SATA_B_D2R_P	
		MAKE_BASE=TRUE	
103 23 SATA_B_D2R_N	==	TP_SATA_B_D2R_N	
		MAKE_BASE=TRUE	
TP_SATA_C_R2D_P	==	SATA_C_R2D_C_P	23
MAKE_BASE=TRUE			
TP_SATA_C_R2D_N	==	SATA_C_R2D_C_N	23
MAKE_BASE=TRUE			
23 SATA_C_D2R_P	==	TP_SATA_C_D2R_P	
		MAKE_BASE=TRUE	
23 SATA_C_D2R_N	==	TP_SATA_C_D2R_N	
		MAKE_BASE=TRUE	

ICH SATA Support



SATA Connectors

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	45		118

USB/SMC DEBUG MUX



UNUSED EXTERNAL USB PORT(S)

103 24 USB_EXTD_N == TP USB_EXTD_N
MAKE_BASE=TRUE
SB HAS INTERNAL 15K PULL-DOWNS

103 24 USB_EXTD_P == TP USB_EXTD_P
MAKE_BASE=TRUE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0232	155S0289		ALL	ORIGINAL TOKO CHOKE

EXTERNAL USB CONNECTORS

SYNC_MASTER=DOUG SYNC_DATE=12/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	46	118	

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


M13D (Bluetooth) Connector



CAMERA CONNECTOR



UNUSED INTERNAL USB PORTS



Internal USB Connections




SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	47		118

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC
 SYNC_MASTER=T9_MLB_NAME SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	NONE	SHT	49 OF 118


SMC Reset Button / Brownout Detect



SILK_PART=SMC RESET


POWER BUTTON

SILK_PART=PWR BTN
J5010
53398-0276




SILK_PART=SYS POWER

SMC Crystal Circuit




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
35381381	35381278		ALL	Interim1 ISL60002-33

ILED = 20 MA
IREF = 5 MA @ 12V
VBASE = VMAX LED = 4V*2 = 8
BETA APPROX 150
VBESAT APPROX 0.75 V

SYSTEM (SLEEP) LED CIRCUITS



CURRENT MIRROR SUPPORTS UP TO 2 LEDS @ 12V
BOOST CIRCUIT UP TO 3 LEDS ON LGP


UNUSED TP/NC ALIASES

- 49 SMC_BATT_ISET == NC_SMC_BATT_ISET NO_TEST=TRUE
- 49 SMC_SYS_ISET == NC_SMC_SYS_ISET NO_TEST=TRUE
- 49 SMC_BATT_VSET == NC_SMC_BATT_VSET NO_TEST=TRUE
- 49 SMC_SYS_VSET == NC_SMC_SYS_VSET NO_TEST=TRUE
- 49 SMC_BATT_TRICKLE_EN_L == NC_SMC_BATT_TRICKLE_EN_L
- 49 SMC_BATT_CHG_EN == NC_SMC_BATT_CHG_EN
- 108 SMC_X_AXIS == NC_SMC_X_AXIS NO_TEST=TRUE
- 108 SMC_Y_AXIS == NC_SMC_Y_AXIS NO_TEST=TRUE
- 108 SMC_Z_AXIS == NC_SMC_Z_AXIS NO_TEST=TRUE
- 49 ALS_GAIN == NC_ALS_GAIN NO_TEST=TRUE
- 49 ALS_LEFT == TP_ALS_LEFT
- 49 SMC_P14 == TP_SMC_P14
- 49 SMC_P20 == TP_SMC_P20
- 49 SMC_P21 == TP_SMC_P21
- 49 SMC_P22 == TP_SMC_P22
- 49 SMC_P23 == TP_SMC_P23
- 49 SMC_P26 == TP_SMC_P26
- 49 SMC_P27 == TP_SMC_P27
- 49 SMC_P43 == TP_SMC_P43
- 49 SMC_P44 == TP_SMC_P44
- 49 SMC_P45 == TP_SMC_P45
- 49 SMC_P62 == TP_SMC_P62
- 49 SMC_P63 == TP_SMC_P63
- 49 SMC_P64 == TP_SMC_P64
- 49 SMC_P81 == TP_SMC_P81
- 49 SMC_PP0 == TP_SMC_PP0
- 49 SMC_PP1 == TP_SMC_PP1
- 49 SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- 49 SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- 49 SMC_PM_G2_EN == TP_SMC_PM_G2_EN
- 49 SMC_ADAPTER_EN == TP_SMC_ADAPTER_EN
- 49 SMC_SYS_KBDLED == TP_SMC_SYS_KBDLED
- 49 SMC_EXCARD_PWR_EN == TP_SMC_EXCARD_PWR_EN
- 49 SMC_RSTGATE_L == TP_SMC_RSTGATE_L
- 49 SMS_ONOFF_L == TP_SMS_ONOFF_L
- 49 SMC_P46 == TP_SMC_P46

UNUSED SENSORS


- 49 SMC_NB_1V8_ISENSE == NC_SMC_NB_1V8_ISENSE NO_TEST=TRUE
- 49 SMC_NB_CORE_ISENSE == NC_SMC_NB_CORE_ISENSE NO_TEST=TRUE
- 49 SMC_DCIN_ISENSE == UNUSED_SMC_SENSE
- 49 SMC_PBUS_VSENSE == UNUSED_SMC_SENSE
- 49 SMC_BATT_ISENSE == UNUSED_SMC_SENSE
- 49 SMC_NB_1V25_ISENSE == UNUSED_SMC_SENSE

SMC FSB to 3.3V Level Shifting




MISC. SIGNAL ALIASES

- 49 SMC_ANALOG_ID == ACDC_TEMP
- 49 SMC_SUS_CLK == SUS_CLK_SB
- 49 PM_LAN_PWRGD == ALL_SYS_PWRGD




SILK_PART=SIL

J5050
53398-0276




SMC Support
SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHEET	OF	
NONE	50	118	



LPC+ Connector

FWH_INIT_L Generation



LPC+ Debug Connector
 SYNC_MASTER=T9_MLB_NAME SYNC_DATE=03/22/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT OF		
NONE	51 OF 118		

ICH8-M SMBus Connections

SMC "0" SMBus Connections



SMC "A" SMBus Connections

NOTE: SMC RMT BUS REMAINS POWERED AND MAY BE ACTIVE IN S5 STATE





SMC "B" SMBus Connections

UNUSED SMC "BATTERY A" SMBUS CONNECTIONS



UNUSED SMC "MANAGEMENT" SMBUS CONNECTIONS




UNUSED ICH8-M ME SMBUS CONNECTIONS


SMBUS CONNECTIONS			
SYNC_MASTER=DAVE_MASTER			SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	52		

CPU Voltage Sense / Filter




CPU SUPPLY POWER SENSE FILTER




CPU POWER SENSE CALIBRATION CIRCUIT


Switches in fixed load on power supplies to calibrate current sense circuits



MXM PWRSRC VOLTAGE SENSE
(SCALING 12V INPUT VOLTAGE TO SMC)



MXM PWRSRC (GPU CORE & MEM) CURRENT SENSE



M78 SET FOR APPROX 3V AT 5A ON PWRSRC
MXM-HE CAN GO TO 16A, BUT M78
CARDS TARGET MAX 55W AT 12V

SCALE	COUNT	SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT	1.3289 A/V	.004286786 A/COUNT
ADC IS 10BIT 0 TO 1023		ADC IS 10BIT 0 TO 1023	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOB OPTION
11480264	1	RES, 3.01K, 1%, 402	R5351	20_INCH_LCD
11480254	1	RES, 2.43K, 1%, 402	R5351	24_INCH_LCD

Current & Voltage Sensing

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	REV.
NONE	53	118	

8 7 6 5 4 3 2 1


D
C
B
A

D
C
B
A


AMBIENT TEMP SENSOR



CPU T-Diode Thermal Sensor





UNUSED NB THERMAL SENSORS



REMOTE THERMAL SENSORS (HEATSINKS AND DISKS)

PLACE ALL CAPS NEAR U5500

PLACE DISK SENSOR CONNS BOTTOM SIDE




PLACE ALL SHORTS AS CLOSE TO U5500 AS POSSIBLE
ROUTE DIODE SIGNALS AS DIFF PAIRS

TO HELP POWER DELIVERY
74 73 7 6 PFMCH_CORE_S0

Thermal Sensors		
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	55	118	

8 7 6 5 4 3 2 1



FAN 0

FAN 1


ODD FAN

HD FAN

HD AND OD FAN
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 56 OF 118		
NONE			

NOTE: ADDED TO PROTECT SMC



Preliminary


CPU FAN

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 27
	SCALE NONE	SHEET 57	OF 118



Preliminary

ALS Support


SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 27
	SCALE NONE	SHT 58	OF 118



SPI BootROM

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=03/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT OF		
NONE	61	118	

8

7

6

5

4



3

2

1



D

D




C

C



B

B



A

A

8

7

6

5

4

3

2

1

POWER SEQUENCING BLOCK DIAGRAM

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	69		118

PGOOD Comparators




(HYSTERESIS)
 (R7000: 16.5K; R7001: 17.4K; R7002: 24.9K; R7003: 8.35K)
 (R7010: 21.5K; R7013: 7.15K; R7018: 52.3K; R7020: 1.37K)
 (200mV; 150mV; 300mV; 100mV HYSTERESIS)
 (200mV; 150mV; 300mV; 100mV HYSTERESIS)


1.05V/MCH_CORE S0 RUN/SS CONTROL




1.25V S0 RUN/SS CONTROL



1.5V S0 RUN/SS CONTROL



PWROK Sequencing




(NOT ALL PGOODS ARE NEEDED HERE SINCE
 (SOME REGULATORS ARE DAISY CHAIN ENABLED))

(3.3V WILL NOT BE UP UNTIL 5V IS IN REGULATION)
 (SMC CAN HANDLE SLOW RISE TIME OF RSMRST_PWROK)

PGOOD and Power Sequencing
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHEET		OF
NONE	70		118



These caps are for Q7100

These caps are for Q7102

LAYOUT NOTE:
Place R7126 in hot spot of reg circuit.

LAYOUT NOTE:
PLACE R7108 CLOSE TO RBIAS PIN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0330	1	RES,MTL FILM,1/16W,14.7K,1.0402,SMD,LF	R7116		HIGH_TDP
114S0324	1	RES,MTL FILM,1/16W,12.7K,1.0402,SMD,LF	R7116		LOW_TDP

TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:

- 35W TDP: 55A CONTINUOUS CURRENT
SET R7116 TO 12.7K; OC TRIP POINT OF 60.5A
- 55W TDP: 64A CONTINUOUS CURRENT
SET R7116 TO 14.7K; OC TRIP POINT OF 70.0A

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM


IMVP6 CPU VCore Regulator

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	71	118	

IMVP6 CPU VCORE REGULATOR



72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	414
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	420
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	428
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	432
72	71	IMVP6_ISEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	436
72	72	IMVP6_FET_RC3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	440
72	72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	444
72	72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	448
72	72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	452

IMVP6 3RD PHASE

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT OF		
NONE	72 OF		118


1.5V S0 & 1.05V S0 RAILS



1.5V S0
M72/M78
POWER BUDGET
PEAK=2.77A
AVE=2.45A

1.05V S0
M72/M78
POWER BUDGET
PEAK=3.43A
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES
SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	73 OF	118
NONE			

1.25V S0 & MCH CORE RAILS



1.25V S0
M72/78
POWER BUDGET
PEAK=2.54A
AVE=2.01A

MCH CORE S0
M72/78
POWER BUDGET
CR_STD:
PEAK=10.1A
AVE=7.12A
CR_E:
PEAK=10.3A
AVE=6.31A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES,MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES,MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

1.25V / MCH CORE SUPPLIES

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	74 OF	118
NONE			

1.8V S3 / MEM VTT RAILS




DDR2 Vtt Regulator



1.8V S3 / 0.9V S0 SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	75		

5V S5 & 3.3V S3 RAILS



3.3V S3
M72/M78
POWER BUDGET
PEAK=6.06A
AVE=3.06A

5V S5
M72/M78
POWER BUDGET
M72 PEAK=12.0A
M72 AVE=6.83A
M78 PEAK=8.91A
M78 AVE=5.33A

5V S5 / 3.3V S3 SUPPLIES

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	76		

3.3V S5 RAIL



2.5V S0 RAIL



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

3.3V / 2.5V POWER SUPPLIES

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	77		



	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

S3 & S0 FETs

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 27
	SCALE NONE	SHEET 78	OF 118

Page Notes

Power aliases required by this page:

- =PP12V_S0_MXM
- =PP5V_S0_MXM
- =PP1V8_S0_MXM

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)

Note: PCI-E Lanes are reversed to untangle routes
Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



MXM PCI-E & PWR
SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	84	118	

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP2V5_S0_MXM

Signal aliases required by this page:
 - =SMB_GPU_THRM_DATA
 - =SMB_GPU_THRM_CLK

BOM options provided by this page:
 24_INCH_LCD



MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



MXM I/O

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 27
	SCALE NONE	SHT 85 OF 118	


Page Notes

Power aliases required by this page:
 - =PPV_S0_LCD_24INCH
 - =PPV_S0_LCD_20INCH
 - =PP3V3_S0_VIDEO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 20_INCH_LCD, 24_INCH_LCD


LCD (LVDS) INTERFACE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0114	1	RES,100K,5%,0402	R9099		24_INCH_LCD
116S0004	1	RES,0,5%,0402	R9099		20_INCH_LCD

INVERTER INTERFACE

INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR




INTERNAL DISPLAY CONNS

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	90	118	



ANALOG FILTERING
PLACE CLOSE TO CONNECTOR

PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR


VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1700	1	QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

Analog Video Support
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT OF		
NONE	91 OF 118		



DVI DDC CURRENT LIMIT DVI INTERFACE
(55mA requirement per DVI spec)

PLACE CLOSE TO MINI-DVI CONNECTOR
3V LEVEL SHIFTERS

DON'T USE M51 SPECIFIC: 514S0129
APPLE PN: 514S0167

FOR IMAGE PLANE, THE SHELL PINS OF THE CONNECTOR
ARE ALIASED DIRECTLY TO DIGITAL GROUND.
IF CAPS ARE NECESSARY LATER, THEY SHOULD
BE ADDED TO THE PAGE WHERE SIGNAL
=GND_CHASSIS_DVI IS CONNECTED

External Display Conns
SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 94 OF 118		
NONE			

8

7

6

5

4

3

2

1

D

D

C




C

B

B

A

A



Preliminary

MLB: AUDIO CONNECTOR

SYNC_MASTER=DEREK SYNC_DATE=1/26/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE		SHT	REV.
NONE		98 OF	118

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	*	*	SPACING_0.2MM
FSB_ADSTB	*	*	SPACING_0.3MM
FSB_DATA	*	*	SPACING_0.2MM
FSB_DSTB	*	*	SPACING_0.3MM
FSB_COMMON	*	*	SPACING_0.2MM

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_55S	*	55_OHM_SE
CPU_27P4S	*	27P4_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_2T01	*	*	SPACING_0.2MM
CPU_COMP	*	*	SPACING_0.6MM
CPU_GTLREF	*	*	SPACING_0.6MM
CPU_ITP	*	*	SPACING_0.2MM
CPU_VCCSENSE	*	*	SPACING_0.6MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB BNR L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BPRI L
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_BREQ0 L
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_DBSY L
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_DEFER L
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_DPWR L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DRY L
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_HIT L
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_HITM L
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_LOCK L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_RS L<2..0>
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_TRDY L
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB_CPURST L
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..1>
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB D L<0>
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB DINV L<0>
FSB_DSTR0	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<0>
FSB_DSTR0	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<0>
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..17>
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB D L<16>
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB DINV L<1>
FSB_DSTR1	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<1>
FSB_DSTR1	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<1>
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..42>
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB D L<41>
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB D L<40..32>
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB DINV L<2>
FSB_DSTR2	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<2>
FSB_DSTR2	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<2>
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..60>
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB D L<59>
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB D L<58..48>
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB DINV L<3>
FSB_DSTR3	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<3>
FSB_DSTR3	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<3>
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..7>
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<5..3>
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB A L<6>
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB REQ L<4..0>
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..28>
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<26..17>
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB A L<27>
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>
CPU_FERR_0	CPU_55S	CPU_FERR	CPU FERR L
CPU_FERR_1	CPU_55S	CPU_FERR	CPU FERR L
CPU_PROCHOT_1	CPU_55S	CPU_2T01	CPU PROCHOT L
CPU_FWRGD	CPU_55S	CPU_2T01	CPU FWRGD
CPU_INTR	CPU_55S	CPU_2T01	CPU INTR
CPU_NMI	CPU_55S	CPU_2T01	CPU NMI
CPU_A20M_L	CPU_55S	CPU_2T01	CPU A20M L
CPU_DPSLP_L	CPU_55S	CPU_2T01	CPU DPSLP L
CPU_IGNNE_L	CPU_55S	CPU_2T01	CPU IGNNE L
CPU_INIT_L	CPU_55S	CPU_2T01	CPU INIT L
CPU_SMI_L	CPU_55S	CPU_2T01	CPU SMI L
CPU_STPCLK_L	CPU_55S	CPU_2T01	CPU STPCLK L
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM THRMTRIP L
FSB_CPUSLP_L	CPU_55S	CPU_2T01	FSB CPUSLP L
PM_DPRSLEPVR	CPU_55S	CPU_2T01	PM DPRSLEPVR
IMVP_DPRSLEPVR	CPU_55S	CPU_2T01	IMVP DPRSLEPVR
CPU_BSEL<0>	CPU_55S	CPU_2T01	CPU BSEL<0>
NB_BSEL<0>	CPU_55S	CPU_2T01	NB BSEL<0>
CPU_BSEL<1>	CPU_55S	CPU_2T01	CPU BSEL<1>
NB_BSEL<1>	CPU_55S	CPU_2T01	NB BSEL<1>
CPU_BSEL<2>	CPU_55S	CPU_2T01	CPU BSEL<2>
NB_BSEL<2>	CPU_55S	CPU_2T01	NB BSEL<2>
CPU_DDRSTP_L	CPU_55S	CPU_2T01	CPU DDRSTP L
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF
CPU_COMP<3>	CPU_55S	CPU_COMP	CPU_COMP<3>
CPU_COMP<2>	CPU_27P4S	CPU_COMP	CPU_COMP<2>
CPU_COMP<1>	CPU_55S	CPU_COMP	CPU_COMP<1>
CPU_COMP<0>	CPU_27P4S	CPU_COMP	CPU_COMP<0>
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK
XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L
XDP_BPM_L<4..0>	CPU_55S	CPU_ITP	XDP BPM L<4..0>
XDP_BPM_L<5>	CPU_55S	CPU_ITP	XDP BPM L<5>
CLK_FSB_100n	CLK_FSB_100n	CLK_FSB	XDP CLK_P
CLK_FSB_100n	CLK_FSB_100n	CLK_FSB	XDP CLK_N
(FSB_CPURST_L)	CPU_55S	CPU_ITP	ITP_CPURST L
CPU_VID<6..0>	CPU_55S	CPU_2T01	CPU VID<6..0>
IMVP6_VID<6..0>	CPU_55S	CPU_2T01	IMVP6 VID<6..0>
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
IMVP6_VSEN_P	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P
IMVP6_VSEN_N	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N

CPU/FSB Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	100		

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM
TVDAC			
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum


LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	REF
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG_R2D P<15..0>	84
	PCIE_100D	PCIE	PEG_R2D N<15..0>	84
	PCIE_100D	PCIE	PEG_R2D C P<15..0>	15 84
	PCIE_100D	PCIE	PEG_R2D C N<15..0>	15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<15..8>	15 84
	PCIE_100D	PCIE	PEG_D2R N<15..8>	15 84
PEG_D2R_EP	PCIE_100D	PCIE	PEG_D2R P<7>	7 15 84
	PCIE_100D	PCIE	PEG_D2R N<7>	7 15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<6..0>	15 84
	PCIE_100D	PCIE	PEG_D2R N<6..0>	15 84
DMI_N2S	DMI_100D	DMI	DMI_N2S P<3..1>	16 24
DMI_N2S_EP	DMI_100D	DMI	DMI_N2S P<0>	7 16 24
	DMI_100D	DMI	DMI_N2S N<3..0>	7 16 24
DMI_S2N	DMI_100D	DMI	DMI_S2N P<3..1>	16 24
DMI_S2N_EP	DMI_100D	DMI	DMI_S2N P<0>	7 16 24
	DMI_100D	DMI	DMI_S2N N<3..0>	7 16 24

Preliminary

NB Constraints		
SYNC_MASTER=T9_MLB	SYNC_DATE=09/27/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	101	118	

DDR2 Memory Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_45S	*	45_OHM_SE
MEM_55S	*	55_OHM_SE
MEM_70D	*	70_OHM_DIFF
MEM_85D	*	85_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	SPACING_0_6MM
MEM_CMD	*	*	SPACING_0_15MM
MEM_CTRL	*	*	SPACING_0_6MM
MEM_DATA	*	*	SPACING_0_6MM
MEM_DQS	*	*	SPACING_0_6MM
MEM_CLK	MEM_CMD	*	SPACING_0_4MM
MEM_CLK	MEM_DATA	*	SPACING_0_4MM
MEM_CLK	MEM_DQS	*	SPACING_0_4MM
MEM_CTRL	MEM_CTRL	*	SPACING_0_2MM
MEM_CTRL	MEM_CMD	*	SPACING_0_3MM
MEM_CTRL	MEM_DATA	*	SPACING_0_3MM
MEM_CTRL	MEM_DQS	*	SPACING_0_3MM
MEM_CMD	MEM_CMD	*	SPACING_0_15MM
MEM_CMD	MEM_DATA	*	SPACING_0_3MM
MEM_CMD	MEM_DQS	*	SPACING_0_3MM
MEM_DATA	MEM_DATA	*	SPACING_0_3MM
MEM_DATA	MEM_DQS	*	SPACING_0_3MM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<1..0>
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK N<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<1..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BS<2..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<6..0>
MEM_A_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM A DQ<7>
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<13..8>
MEM_A_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM A DQ<14>
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15>
MEM_A_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM A DQ<16>
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..17>
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<24>
MEM_A_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM A DQ<25>
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..26>
MEM_A_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM A DQ<38..32>
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39>
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<46..40>
MEM_A_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM A DQ<47>
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<53..48>
MEM_A_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM A DQ<54>
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55>
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<58..56>
MEM_A_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM A DQ<59>
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..60>
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>
MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<1>
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>
MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<3>
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>
MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<5>
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>
MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<4..3>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<4..3>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<4..3>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<3..2>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<5..0>
MEM_B_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM B DQ<6>
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7>
MEM_B_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM B DQ<8>
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..9>
MEM_B_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM B DQ<22..16>
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<23>
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<24>
MEM_B_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM B DQ<25>
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<31..26>
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<37..32>
MEM_B_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM B DQ<38>
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<39>
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<43..40>
MEM_B_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM B DQ<44>
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<47..45>
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<48>
MEM_B_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM B DQ<55..49>
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<61..56>
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<62>
MEM_B_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM B DQ<63>
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<63>
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>
MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>
MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>
MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>
MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Pre

Memory Constraints
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	102	118	

Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10>	23 44
IDE_FDD_SP	IDE_55S	IDE	IDE_FDD<9>	7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0>	23 44
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW R	7 23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK L	23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK R	23 44
IDE_PDDREQ	IDE_55S	IDE	IDE_PDDREQ	23 44
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	7 23 44
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	23 44
ODD_RST_5VTOL	IDE_55S	IDE	ODD_RST_5VTOL L	24 44
ODD_RST_5VTOL	IDE_55S	IDE	ODD_RST_5VTOL R	24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_N	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_P	45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_N	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_N	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_P	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_N	45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_N	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_N	23 45
SATA_BIAS	SATA_55S	SATA	SATA_BIAS	45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	23 98
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK R	23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 98
HDA_SYNC	HDA_55S	HDA	HDA_SYNC R	23
HDA_RST_L	HDA_55S	HDA	HDA_RST L	23 98
HDA_RST_L	HDA_55S	HDA	HDA_RST L R	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23 98
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN CODEC	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT R	23
USB_EXT_A	USB_90D	USB	USB_EXT_A P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A N	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED N	24 46
USB_MINI	USB_90D	USB	USB_MINI P	24 34
USB_MINI	USB_90D	USB	USB_MINI N	24 34
USB_EXT_D	USB_90D	USB	USB_EXT_D P	24 46
USB_EXT_D	USB_90D	USB	USB_EXT_D N	24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA P	7 24 47
USB_CAMERA	USB_90D	USB	USB_CAMERA N	7 24 47
USB_BT	USB_90D	USB	USB_BT P	7 24 47
USB_BT	USB_90D	USB	USB_BT N	7 24 47
USB_TPAD	USB_90D	USB	USB_TPAD P	24 47
USB_TPAD	USB_90D	USB	USB_TPAD N	24 47
USB_IR	USB_90D	USB	USB_IR P	7 24 47
USB_IR	USB_90D	USB	USB_IR N	7 24 47
USB_EXT_B	USB_90D	USB	USB_EXT_B P	24 46
USB_EXT_B	USB_90D	USB	USB_EXT_B N	24 46
USB_EXCARD	USB_90D	USB	USB_EXCARD P	24 47
USB_EXCARD	USB_90D	USB	USB_EXCARD N	24 47
USB_EXTC	USB_90D	USB	USB_EXTC P	24 46
USB_EXTC	USB_90D	USB	USB_EXTC N	24 46
USB_BIAS	USB_60S	USB	USB_BIAS	24
SMB_SR_SCT	SMB_55S	SMB	SMB_CLK	25 52
SMB_SR_SCT	SMB_55S	SMB	SMB_DATA	25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_CLK	25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_DATA	25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R	24 61
SPI_SCLK	SPI_55S	SPI	SPI_SCLK	7 61
SPI_A_SCLK	SPI_55S	SPI	SPI_A_SCLK R	24 61
SPI_B_SCLK	SPI_55S	SPI	SPI_B_SCLK R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI	61
SPI_A_SI	SPI_55S	SPI	SPI_A_SI R	61
SPI_B_SI	SPI_55S	SPI	SPI_B_SI R	61
SPI_SO	SPI_55S	SPI	SPI_A_SO R	7 24 61
SPI_SO	SPI_55S	SPI	SPI_B_SO	7 61
SPI_SO	SPI_55S	SPI	SPI_B_SO R	7 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE R L<0>	24 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE L<0>	7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE R L<1>	24 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE L<1>	7 61

SB Constraints (1 of 2)
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI_AD<18..0>	24 28
	PCI_55S	PCI	PCI_AD<19>	24 28
	PCI_55S	PCI	PCI_AD<20>	24 28
	PCI_55S	PCI	PCI_AD<31..21>	24 28
	PCI_55S	PCI	PCI_PAR	24 28
	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 28
	PCI_55S	PCI	PCI_IRDY_L	24
	PCI_55S	PCI	PCI_DEVSEL_L	24
	PCI_55S	PCI	PCI_PERR_L	24
	PCI_55S	PCI	PCI_LOCK_L	24
	PCI_55S	PCI	PCI_SERR_L	24 28
	PCI_55S	PCI	PCI_STOP_L	24
	PCI_55S	PCI	PCI_TRDY_L	24
	PCI_55S	PCI	PCI_FRAME_L	24
	PCI_55S	PCI	PCI_FW_REQ_L	24
	PCI_55S	PCI	PCI_FW_GNT_L	24
	PCI_55S	PCI	PCI_REQ1_L	7 24
	PCI_55S	PCI	PCI_GNT1_L	7 24
	PCI_55S	PCI	PCI_REQ2_L	7 24
	PCI_55S	PCI	PCI_GNT2_L	7 24
	INT_PIRQA_I	PCI	INT_PIRQA_L	24
	INT_PIRQB_I	PCI	INT_PIRQB_L	24
	INT_PIRQC_I	PCI	INT_PIROC_L	24
	INT_PIRQD_I	PCI	INT_PIROD_L	24
	INT_PIRQA_I	PCI	INT_PIROE_L	24
	INT_PIRQB_I	PCI	INT_PIROF_L	24
	PCI_E_R2D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCI_E_R2D	PCIE	PCIE_MINI_R2D_C_N	24 34
	PCI_E_D2R	PCIE	PCIE_MINI_D2R_P	7 24 34
	PCI_E_D2R	PCIE	PCIE_MINI_D2R_N	7 24 34
	PCI_E_R2D	PCIE	PCIE_ENET_R2D_C_P	24 37
	PCI_E_R2D	PCIE	PCIE_ENET_R2D_C_N	24 37
	PCI_E_D2R	PCIE	PCIE_ENET_D2R_P	7 24 37
	PCI_E_D2R	PCIE	PCIE_ENET_D2R_N	7 24 37
	PCI_E_R2D	PCIE	PCIE_FW_R2D_C_P	40 42
	PCI_E_R2D	PCIE	PCIE_FW_R2D_C_N	40 42
	PCI_E_D2R	PCIE	PCIE_FW_D2R_P	7 40 42
	PCI_E_D2R	PCIE	PCIE_FW_D2R_N	7 40 42
	GLAN_COMP		GLAN_COMP	23
	CLINK_NB	CLINK_55S	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_55S	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_L	CLINK_55S	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	NB_CLINK_VREF	16
	SB_CLINK_VREF0	CLINK_12MIL	SB_CLINK_VREF0	25
	SB_CLINK_VREF1	CLINK_12MIL	SB_CLINK_VREF1	25
		DDR	PP1V9R2V5 ENET_PHY_AVDD	37 39
		DDR	PP1V9R2V5 S3 ENET_R	38
		ENET_MDI_TERM	ENET_MDI0	37
		ENET_MDI_TERM	ENET_MDI1	37
		ENET_MDI_TERM	ENET_MDI2	37
		ENET_MDI_TERM	ENET_MDI3	37
	ENET_MDI0	ENET_100D	ENET_MDI_P<0>	37 39
	ENET_MDI0	ENET_100D	ENET_MDI_N<0>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_P<1>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_N<1>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_P<2>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_N<2>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_P<3>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_N<3>	37 39

Preliminary

SB Constraints (2 of 2)

SYNC_MASTER=(MASTER) SYNC_DATE=(10/02/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 27
	SCALE NONE	SHEET 104	OF 118

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_FSB_100D	*	100_OHM_DIFF
CLK_PCIE_100D	*	100_OHM_DIFF
CLK_MED_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	*	*	CLK_SPACING_0.6MM
CLK_PCIE	*	*	CLK_SPACING_0.5MM
CLK_MED	*	*	CLK_SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	29 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	29 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	29 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	29 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	29 30
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK_ITPEN	29 30
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	29 30
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	29 30
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	29 30
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	29 30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	29 30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	29 30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	29 30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	29 30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	29 30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	29 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	29 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	29 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	29 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	29 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	29 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	29 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	29 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	29 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	29 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	29 30
(CK505_SRC7)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	29 30
(CK505_SRC7)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	29 30
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	29 30
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	7 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	7 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	7 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	7 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	13 30 100
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	13 30 100
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 51
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	7 24 30
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	7 30 49
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	7 30 49
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTRL	7 25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	7 25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P	30 85
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N	30 85
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	7 24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	7 24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P	7 30 40
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N	7 30 40
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	7 23 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	7 23 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	7 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	7 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	30 34
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	30 34
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 30 37
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 30 37

Pre-Initial

Clock Constraints		
SYNC_MASTER=T9_MLB	SYNC_DATE=09/27/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE		SHT	OF
NONE		105	118

8

7

6

5

4

3

2

1

FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43
Port 2 Not Used			

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_O_S0_SCL	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL 52
SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 52

Preliminary

FireWire & SMC Constraints

SYNC_MASTER=T9_MLB

SYNC_DATE=09/27/2006

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	900
PWR	*	=STANDARD	900

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR	*	PWR_P2MM
MEM_CMD	PWR	*	PWR_P2MM
MEM_CTRL	PWR	*	PWR_P2MM
MEM_DATA	PWR	*	PWR_P2MM
MEM_DQS	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM

PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	PWR	*	PWR_P2MM
DMI	PWR	*	PWR_P2MM
SATA	PWR	*	PWR_P2MM
USB	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	SPACING_0.4MM
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
SMS	*	*	SPACING_0.3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM
ENET_MDI	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_MED	PWR	*	GND_P2MM

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
TMDS_DATA	TMDS_100P	TMDS	TMDS DATA P<3..0>	85 94
TMDS_100N	TMDS	TMDS	TMDS DATA N<3..0>	85 94
TMDS_CLK	TMDS_100P	TMDS	TMDS CLK P	85 94
TMDS_100N	TMDS	TMDS	TMDS CLK N	85 94
TMDS_100P	TMDS	TMDS	TMDS CONN DP<3..0>	94
TMDS_100N	TMDS	TMDS	TMDS CONN DN<3..0>	94
TMDS_100P	TMDS	TMDS	TMDS CONN CLKP	94
TMDS_100N	TMDS	TMDS	TMDS CONN CLKN	94
(USB_EXT_A)	USB_80P	USB	USB PORT0 P	46
(USB_EXT_B)	USB_80P	USB	USB PORT0 N	46
(USB_EXT_C)	USB_80P	USB	USB PORT1 P	46
(USB_EXT_D)	USB_80P	USB	USB PORT1 N	46
(USB_EXT_E)	USB_80P	USB	USB PORT2 P	46
(USB_EXT_F)	USB_80P	USB	USB PORT2 N	46
(USB_EXT_G)	USB_80P	USB	USB C MIXED P	46
(USB_EXT_H)	USB_80P	USB	USB C MIXED N	46
(USB_CAMERA)	USB_80P	USB	USB CAMERA L P	47
(USB_CAMERA)	USB_80P	USB	USB CAMERA L N	47
(USB_IR)	USB_80P	USB	USB IR L P	47 58
(USB_IR)	USB_80P	USB	USB IR L N	47 58
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK P	85 90
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK N	85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA P<3..0>	85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA N<3..0>	85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK P	85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK N	85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA P<3..0>	85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA N<3..0>	85 90
PCIE_100P	PCIE	PCIE	PCIE FW R2D N	7 40
PCIE_100P	PCIE	PCIE	PCIE FW R2D P	7 40
PCIE_100P	PCIE	PCIE	PCIE FW D2R C N	40
PCIE_100P	PCIE	PCIE	PCIE FW D2R C P	40
PCIE_100P	PCIE	PCIE	PCIE ENET R2D P	7 37
PCIE_100P	PCIE	PCIE	PCIE ENET R2D N	7 37
PCIE_100P	PCIE	PCIE	PCIE ENET D2R C P	37
PCIE_100P	PCIE	PCIE	PCIE ENET D2R C N	37
PCIE_100P	PCIE	PCIE	PCIE MINI R2D N	14
PCIE_100P	PCIE	PCIE	PCIE MINI R2D P	14
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<0>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<0>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<1>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<1>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<2>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<2>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<3>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<3>	39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<0>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<0>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<1>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<1>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<2>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<2>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<3>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<3>	
CRT_50S	CRT	CRT	GPU_TV_COMP	85 91
CRT_50S	CRT	CRT	GPU_TV_C	85 91
CRT_50S	CRT	CRT	GPU_TV_Y	85 91
CRT_50S	CRT	CRT	GPU_RED	85 91
CRT_50S	CRT	CRT	GPU_GRN	85 91
CRT_50S	CRT	CRT	GPU_BLU	85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_H2SYNC	85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_V2SYNC	85 91
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_HSYNC	91 94
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_VSYNC	91 94
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_HSYNC	
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_VSYNC	
CRT_50S	CRT	CRT	VIDEO_MUX_RED	91
CRT_50S	CRT	CRT	VIDEO_MUX_GRN	91
CRT_50S	CRT	CRT	VIDEO_MUX_BLU	91
CRT_55S	CRT	CRT	VGA_RED	91 94
CRT_55S	CRT	CRT	VGA_GRN	91 94
CRT_55S	CRT	CRT	VGA_BLU	91 94
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_P	10 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_N	10 55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_N	55

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IMVP6	SWITCHNODE		IMVP6 PHASE1	71
IMVP6	SWITCHNODE		IMVP6 PHASE2	71
IMVP6	SWITCHNODE		IMVP6 PHASE3	72
IMVP6	SWITCHNODE		1V05REG_SWITCHNODE	73
IMVP6	SWITCHNODE		1V55REG_SWITCHNODE	73
IMVP6	SWITCHNODE		MCH_CORES0_SWITCHNODE	74
IMVP6	SWITCHNODE		1V25REG_SWITCHNODE	74
IMVP6	SWITCHNODE		1V8S3 PHASE	75
IMVP6	SWITCHNODE		5V55 SW	76
IMVP6	SWITCHNODE		3V3S3 SW	76
IMVP6	SWITCHNODE		P3V3S5 SW	77
IMVP6	SWITCHNODE		P2V5S0 SW	77
SMS	SMS		SMS X AXIS	48
SMS	SMS		SMS Y AXIS	48
SMS	SMS		SMS Z AXIS	48

M72/M78 SPECIFIC CONSTRAINTS

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	108	118	

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT	*	0.1 MM	?	*	*	BGA_P1MM	BGA_P1MM
STANDARD	*	=DEFAULT	?	MEM_CLK	*	BGA_P1MM	BGA_P2MM
BGA_P1MM	*	=DEFAULT	?	CLK_FSB	*	BGA_P1MM	BGA_P2MM
BGA_P2MM	*	=DEFAULT	?	CLK_PCIE	*	BGA_P1MM	BGA_P2MM
BGA_P3MM	*	=DEFAULT	?	CLK_MRD	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM
SPACING_0.15MM	*	0.15 MM	?				
SPACING_0.18MM	*	0.18 MM	?				

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM
SPACING_0.2MM	*	0.2 MM	?				
SPACING_0.25MM	*	0.25 MM	?				
SPACING_0.3MM	*	0.3 MM	?				
SPACING_0.4MM	*	0.4 MM	?				
SPACING_0.5MM	*	0.5 MM	?				
SPACING_0.6MM	*	0.6 MM	?				
SWITCHNODE	*	0.6 MM	1000				
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000				

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPACING_0.15MM	*	0.15 MM	?
SPACING_0.18MM	*	0.18 MM	?
SPACING_0.2MM	*	0.2 MM	?
SPACING_0.25MM	*	0.25 MM	?
SPACING_0.3MM	*	0.3 MM	?
SPACING_0.4MM	*	0.4 MM	?
SPACING_0.5MM	*	0.5 MM	?
SPACING_0.6MM	*	0.6 MM	?
SWITCHNODE	*	0.6 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

M72/M78 RULE DEFINITIONS
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	109		

	8	7	6	5	4	3	2	1
	+SMB_REMOTE_TEMP_SDA - @m72_lib.M72	5283 5582	TP_SMC_RSTGATE_L - @m72_lib.M72	5083	TP_LPC_DRQ0_L	2304	USB_EXCARD_P	24C2 4783 103B3
	+SMB_CPU_THRM_SDA - @m72_lib.M72	52C3 55C3	SMC_RUNTIME_SCI_L	25C8 49B8	TP_LVDS_A_DATAN3	16C6	TP_USB_EXCARD_P - @m72_lib.M72	4781
	SMB_B_S0_DATA - @m72_lib.M72	49A5 52C6	SMC_RX_L	7C4 46D5 4988 49C5 50B2	TP_LVDS_A_DATAP3	16C6	USB_EXTA_MIXED_N	103B3
	+SMB_REMOTE_TEMP_SDA - @m72_lib.M72	5283 5582	SMC_SUS_CLK	5184	TP_LVDS_B_DATAN3	16C6	USB_EXTA_MIXED_P	103B3
	+SMB_CPU_THRM_SDA - @m72_lib.M72	52C3 55C3	SMC_SUS_CLK_SB	49C5 50C3	TP_LVDS_B_DATAP3	16C6	USB_EXTA_N - @m72_lib.M72	24C2 46A7 103B3
	+SMBUS_MINI_SDA - @m72_lib.M72	34B3 52B3	SMC_SYS_KBDLED	25D3 50C2	TP_LVDS_VBG	15D5	USB_EXTA_OC_L	13C3 24C8 46C8
SMBUS_SMC_MGMT_SCL	+I2C_DIMM_SCL - @m72_lib.M72	5282 106B3	SMC_SYS_KBDLED_L	4988 50B5	TP_MEM_A_A<15>	31C3	USB_EXTA_P	24C2 46A7 103B3
	+I2C_DIMM_SDA - @m72_lib.M72	49C5 52B3	TP_SMC_SYS_KBDLED	50B3	TP_MEM_A_RCVEN_L	17B5	USB_EXTA_N - @m72_lib.M72	24C2 46B7 103B3
SMBUS_SMC_MGMT_SDA	SMB_MGMT_DATA - @m72_lib.M72	49C8 52B3	SMC_SYS_LED	5282 105B	TP_MEM_B_A<15>	32C3	USB_EXTA_OC_L	13C3 24C8 46C8
	SMB_MGMT_DATA - @m72_lib.M72	49C8 52B3	SMC_TCK	7D4 49B5 50B2 5184	TP_MEM_B_RCVEN_L	17B2	USB_EXTB_P	24C2 46B7 103B3
SMB_CLK	SMB_CLK - @m72_lib.M72	25D5 52D8 103A3	SMC_TDI	7D4 49B5 50B2 5184	TP_MEM_CLKN2	16C6	USB_EXTC_N	24C2 46D5 103A3
	+SMBUS_CS05_SCL - @m72_lib.M72	29B5 52D6	SMC_TDO	7D4 49B5 50B2 5186	TP_MEM_CLKN5	16C6	USB_EXTC_OC_L	24C8 4608
	+SMBUS_SB_SDA - @m72_lib.M72	52D7	SMC_THRMTRIP	49A5 50C1	TP_MEM_CLKP2	16C6	USB_EXTC_P	24C2 46D5 103B3
	+I2C_DIMM_SDA - @m72_lib.M72	31A6 52D6	SMC_TMS	7D4 49B5 50B2 5186	TP_MEM_CLKP5	16C6	USB_EXTD_N	24C2 46B3 103B3
	+I2C_DIMM_SCL - @m72_lib.M72	32A6 52C6	SMC_TRST_L	7D4 49C1 5186	TP_NB_CFG<10>	1686	TP_USB_EXTD_N - @m72_lib.M72	46B2
	SMBUS_SB_SCL - @m72_lib.M72	52D7	SMC_TX_L	7D4 46D5 4988 49C5 50B2	TP_NB_CFG<11>	1686	USB_EXTD_OC_L	13C3 24C8
	+SMBUS_CS05_SCL - @m72_lib.M72	29B5 52D6	SMC_VCL	5186	TP_NB_CFG<12>	7C3 1686	USB_EXTD_P	24C2 46B3 103B3
	+I2C_DIMM_SCL - @m72_lib.M72	32A6 52C6	SMC_WAKE_SCI_L	49C2	TP_NB_CFG<13>	7C3 1686	TP_USB_EXTD_P - @m72_lib.M72	46B2
	+I2C_DIMM_SDA - @m72_lib.M72	31A6 52D6	SMC_XTAL	13C3 25C8 49C5	TP_NB_CFG<14>	1686	USB_IR_L_N	47A5 58C5 108C3
SMB_DATA	SMB_DATA - @m72_lib.M72	25D5 52D8 103A3	SMC_XTAL_SB	49C3 50C8	TP_NB_CFG<15>	1686	USB_IR_L_P	47A5 58C5 108C3
	+SMBUS_CS05_SDA - @m72_lib.M72	29B5 52D6	SMS_ONOFF_L	49A5 50B5	TP_NB_CFG<17>	1686	USB_IR_N	7A8 24C2 47A7 103B3
	SMBUS_SB_SDA - @m72_lib.M72	52D7	TP_SMS_ONOFF_L - @m72_lib.M72	50B3	TP_NB_CFG<18>	7C3 1686	USB_IR_P	7A8 24C2 47A7 103B3
	+I2C_DIMM_SDA - @m72_lib.M72	31A6 52D6	SMS_X_AXIS	49A8 50D5 108D1	TP_NB_NC<1>	7D2 16A6	USB_MINI_N	24C2 34B3 103B3
	+I2C_DIMM_SDA - @m72_lib.M72	32A6 52C6	SMS_Y_AXIS	50D3	TP_NB_NC<2>	7D2 16A6	USB_MINI_P	24C2 34B3 103B3
	SMBUS_SB_SDA - @m72_lib.M72	52D7	SMS_Z_AXIS	49A8 50D5 108D1	TP_NB_NC<3>	7D2 16A6	USB_PORT0_N	46A5 108D3
	+SMBUS_CS05_SDA - @m72_lib.M72	29B5 52D6	SPI_A_SCLK_R	50D3	TP_NB_NC<4>	7D2 16A6	USB_PORT0_P	46A5 108D3
	+I2C_DIMM_SDA - @m72_lib.M72	32A6 52C6	SPI_A_SI_R	49A8 50D5 108D1	TP_NB_NC<5>	7D2 16A6	USB_PORT1_N	46B5 108D3
	+I2C_DIMM_SDA - @m72_lib.M72	31A6 52D6	SPI_A_SO_R	50D3	TP_NB_NC<6>	16A6	USB_PORT1_P	46B5 108D3
SMB_ME_CLK	SMB_ME_CLK - @m72_lib.M72	25D5 52A8 103A3	SPI_B_SCLK_R	103A3	TP_NB_NC<7>	16A6	USB_PORT2_N	46D2 108D3
	SMBUS_SB_ME_SCL - @m72_lib.M72	52A7	SPI_B_SI_R	61B4 103A3	TP_NB_NC<8>	16A6	USB_PORT2_P	46D2 108D3
	SMB_ME_DATA - @m72_lib.M72	25D5 52A8 103A3	SPI_B_SO_R	7B3 61B4 103A3	TP_NB_NC<9>	16A6	USB_PWR_ENA_L	46D8
	SMBUS_SB_ME_SDA - @m72_lib.M72	52A7	SPI_B_SCLK_R	103A3	TP_NB_NC<10>	16A6	USB_RBIA5	24B3 103A3
SMB_ME_DATA	SMB_ADAPTER_EN - @m72_lib.M72	49D5 50C5	SPI_B_SI_R	103A3	TP_NB_NC<11>	16A6	USB_TPAD_N	24C2 4783 103B3
	TP_SMC_ADAPTER_EN - @m72_lib.M72	50C3	SPI_B_SO	103A3	TP_NB_NC<12>	16A6	TP_USB_TPAD_N - @m72_lib.M72	47B2
SMC_BATT_ISENSE	SMC_BATT_ISENSE - @m72_lib.M72	49C5 50B5	SPI_B_SO_R	103A3	TP_NB_NC<13>	16A6	USB_TPAD_P	24C2 4783 103B3
	SMC_NB_I2V25_ISENSE - @m72_lib.M72	49C5 50B5	SPI_CE_L<0>	7B3 61B6 103A3	TP_NB_NC<14>	16A6	TP_USB_TPAD_P - @m72_lib.M72	47B2
	SMC_NB_I2V25_ISENSE - @m72_lib.M72	50A3 50B3 50B3 50B3	SPI_CE_L<1>	7B3 61B6 103A3	TP_NB_NC<15>	16A6	VCCCL1_5V	25A4
	SMC_PBUS_VSENSE - @m72_lib.M72	49C5 50B5	SPI_CE_R<0>	24C5 61B7 103A3	TP_NB_NC<16>	16A6	VGA_BLU	91A4 94C5 108A3
	SMC_DCIN_ISENSE - @m72_lib.M72	49C5 50B5	SPI_CE_R<1>	103A3	TP_NB_RSVD<1>	16D6	VGA_GRN	91A4 94C5 108A3
	UNUSDED_SMC_SENSE - @m72_lib.M72	50A2 50B3 50B3 50B3 50B3	SPI_HOLD_L	61B5	TP_NB_RSVD<2>	16D6	VGA_HSYNC	91A2 94C5 108A3
	SMC_PBUS_VSENSE - @m72_lib.M72	49C5 50B5	SPI_SCLK	7B3 61B6 103A3	TP_NB_RSVD<3>	16D6	VGA_HSYNC_R	91A3
	SMC_NB_I2V25_ISENSE - @m72_lib.M72	49C5 50B5	SPI_SCLK_R	7A8 24C5 61B7 103A3	TP_NB_RSVD<4>	16D6	VGA_RED	91B4 94C5 108A3
	SMC_DCIN_ISENSE - @m72_lib.M72	49C5 50B5	SPI_SI	103A3	TP_NB_RSVD<5>	16D6	VGA_VSYNC	91B2 94C5 108A3
	SMC_BC_ACOK	49C5 50B2	SPI_SI_R	24C5 61B3 103A3	TP_NB_RSVD<6>	16D6	VGA_VSYNC_R	91B3
	SMC_BS_ALRT_L	49C5 50B2	SPI_SO	7A8 24C5 61B3 103A3	TP_NB_RSVD<7>	16D6	VIDEO_MUX_BLU	91B7 108A3
	SMC_CASE_OPEN	49B5 50A2	SPI_WF_L	61B5	TP_NB_RSVD<8>	16D6	VIDEO_MUX_GRN	91B7 108A3
	SMC_CPU_ISENSE	49C5 53C6	SPL_SW_SW	50A4	TP_NB_RSVD<9>	16A6	VIDEO_MUX_RED	91B7 108A3
	SMC_CPU_VSENSE	49C5 53D6	SYS_ONEMIRE	50A6	TP_NB_RSVD<10>	7B3 16D6	VR_PWRGD_CLKEN	7C4 25C5 28A6
	SMC_EXCARD_CP	49B8 50A2	SYS_LED_ANODE_CONN	50A3 50A4 50A5	TP_NB_RSVD<11>	7B3 16D6	VR_PWRGD_CLKEN_L	28A8 71C7
	SMC_EXCARD_OC_L	49B8 50B2	SYS_LED_BIAS	50A7	TP_NB_RSVD<12>	7B3 16D6	WOL_EN	25B3
	SMC_EXCARD_PWR_EN	49B8 50B5	SYS_LED_EN	50A8	TP_NB_RSVD<13>	7B3 16D6	WOL_EN	13C3 24C8
	TP_SMC_EXCARD_PWR_EN - @m72_lib.M72	50B3	SYS_LED_ILIM	50A6	TP_NB_RSVD<14>	16D6	XDP_BPM_L<0>	10C6 13C6
	SMC_EXTAL	49C3 50C8	SYS_LED_IREF	50A7	TP_NB_RSVD<20>	16D6	XDP_BPM_L<4>	10C6 13C6
	SMC_FAN_0_CTL	49A8 56D8	SYS_LED_RETURN_CONN	50A3 50A4 50A5	TP_NB_RSVD<21>	16D6	XDP_BPM_L<1>	100A3
	SMC_FAN_0_TACH	49A8 56C8	SYS_LGP_ANODE	50A4	TP_NB_RSVD<22>	16C6	XDP_BPM_L<2>	10C6 13C6
	SMC_FAN_1_CTL	49A8 56A8	SYS_LGP_RETURN	50A4	TP_NB_RSVD<23>	16C6	XDP_BPM_L<3>	10C6 13C6
	SMC_FAN_1_TACH	49A8 56A8	SYS_ONEMIRE	49B8 50B2	TP_NB_RSVD<24>	16A6	XDP_BPM_L<4>	10C6 13C6
	SMC_FAN_2_CTL	49A8 57D8	TMD5_CLK_N	85A7 94C8 108D3	TP_NB_RSVD<25>	16C6	XDP_BPM_L<5>	10C5 13C6 100A3
	SMC_FAN_2_TACH	49A8 57C8	TMD5_CLK_P	85A7 94C8 108D3	TP_NB_RSVD<26>	16C6	XDP_CPUREST_L	13B4
	SMC_FAN_3_CTL	49A8 50C5	TMD5_CONN_CLKN	94C4 94C7 108D3	TP_NB_RSVD<27>	16C6	XDP_DBRESET_L	10C6 13B3 28A5
	TP_SMC_FAN_3_CTL - @m72_lib.M72	50C3	TMD5_CONN_CLKP	94B7 94C4 108D3	TP_NB_RSVD<34>	16C6	XDP_OBS20	13B6
	SMC_FAN_3_TACH	49A8 50C5	TMD5_CONN_DN<0>	94C4 94D6	TP_NB_RSVD<35>	16C6	XDP_PWRGD	13C6
	TP_SMC_FAN_3_TACH - @m72_lib.M72	50C3	TMD5_CONN_DN<3..0>	108D3	TP_NB_RSVD<36>	16C6	XDP_TCK	10A7 10C6 13B6 100A3
	SMC_FWE	49A5 50E2	TMD5_CONN_DN<1>	94C4 94D6	TP_NB_RSVD<41>	16C6	XDP_TDI	10A7 10C6 13B3 100A3
	SMC_GFX_OVERTEMP_L	49A8 85C8	TMD5_CONN_DN<2>	94C6 94E4	TP_NB_RSVD<42>	16C6	XDP_TDO	10A7 10C6 13B3 100A3
	SMC_GFX_THROTTLER_L	49C8 85B7	TMD5_CONN_DP<0>	94C4 94D6	TP_NB_RSVD<43>	16C6	XDP_TMS	10B7 10C6 13B3 100A3
	SMC_GPU_ISENSE	49C5 53C1	TMD5_CONN_DP<3..0>	94C4 94D6	TP_NB_RSVD<44>	16C6	XDP_TRST_L	10A7 10C6 13B3 100A3
	SMC_GPU_VSENSE	49C5 53D2	TMD5_CONN_DP<1>	94C4 94D6	TP_NB_RSVD<45>	16C6	YUKON_RSET	37C2
	SMC_KBC_MDE	49C2	TMD5_CONN_DP<2>	94C6 94D4	TP_PCIE_A_D2R_N	24D5	YUKON_VPD_CLK	37B2
	SMC_LID	49B5 50B2	TMD5_DATA_N<0>	85A7 94D8	TP_PCIE_A_D2R_P	24D5	YUKON_VPD_DATA	37B2
	SMC_LRESSET_L	7C6 28D1 49C8	TMD5_DATA_N<3..0>	108D3	TP_PCIE_A_R2D_C_N	24D5		
	SMC_MANUAL_RST_L	50D7	TMD5_DATA_N<1>	85A7 94D8	TP_PCIE_A_R2D_C_P	24D5		
	SMC_MDI	7D4 49C1 51B6	TMD5_DATA_N<2>	85A7 94C8	TP_PCIE_B_D2R_N	24D5		
	SMC_MDM_VSENSE_R	53D3	TMD5_DATA_P<0>	85A7 94D8	TP_PCIE_B_D2R_P	24D5		
	SMC_NMI	7C4 49C1 51B4	TMD5_DATA_P<3..0>	108D3	TP_PCIE_B_R2D_C_N	24D5		
	SMC_ODD_DETECT	49B8 50B2	TMD5_DATA_P<1>	85A7 94C8	TP_PCIE_B_R2D_C_P	24D5		
	SMC_ONOFF_L	49C5 50C5	TMD5_DATA_P<2>	85A7 94C8	TP_PCIE_EXCARD_D2R_N	24D5		
	SMC_P14	49D8 50D5	TP_CK05_PGMODE	7D2 29B5	TP_PCIE_EXCARD_D2R_P	24D5		
	SMC_P20	49C8 50D5	TP_CPU_RSVD0	1088	TP_PCIE_EXCARD_R2D_C_N	24D5		
	SMC_P21	49C8 50D5	TP_CPU_RSVD1	1088	_N	24D5		
	SMC_P22	49C8 50D5	TP_CPU_RSVD2	1088	TP_PCIE_EXCARD_R2D_C_P	24D5		
	SMC_P23	49C8 50C5	TP_CPU_RSVD3	1088	_P	24D5		
	SMC_P26	49C8 50C5	TP_CPU_RSVD4	1088	TP_PCI_PME_L	24A6		
	SMC_P27	49C8 50C5	TP_CPU_RSVD5	1088	TP_PM_SLP_M_L	25C3		
	SMC_P43	50C3	TP_CPU_RSVD6	1088	TP_PM_SLP_S4_L	25D3		
	SMC_P44	50C3	TP_CPU_RSVD7	1088	TP_PFSVREG_PDRILLIN	15B5		
	SMC_P45	49C8 50C5	TP_CPU_RSVD8	1088	TP_SB_GPI051	24B6		
	SMC_P46	49B8 50B5	TP_CPU_RSVD9	1088	TP_SB_GPI053	24B6		
	SMC_P62	50C3	TP_CPU_TEST3	10B4	TP_SB_GPI055	24B6		
	SMC_P63	49D5 50C5	TP_CPU_TEST5	10B4	TP_SB_TP3	25B5		
	SMC_P64	49D5 50C5	TP_CPU_TEST6	10B4	TP_SB_TP7	25C5		
	SMC_P67	49C5 50B2	TP_ENET_GLAN_CLK	23C6	TP_SB_TP8	23C4		
	SMC_P81	49C5 50C5	TP_FW_AVREG	47B6	TP_SPI_CE_R_L<1>	24C5		
	SMC_P81	50C3	TP_FW_CE	7C3 40B6	TP_VCCCL1_05_INTERNA	26A3		
	SMC_P81	50C3	TP_FW_FW620_L	40B6	L_REG	26A6		
	SMC_P81	50C3	TP_FW_JAS1_EN	40B6	TP_VCCLAN1_05_INTERN	26A6		
	SMC_P81	50B3	TP_FW_MODE_A	40B6	AL_REG1	26A6		
	SMC_P81	49D5 50C5	TP_FW_NAND_TREE	7C3 40B6	TP_VCCSUS1_05_INTERN	26B3		
	SMC_P81	50C3	TP_FW_SCIFCLK	40B3	AL_REG1	26B3		
	SMC_P81	50C3	TP_FW_SCIFDAIN	40B3	TP_VCCSUS1_05_INTERN	26B3		
	SMC_P81	49D5 50C5	TP_FW_SCIFDOUT	40B3	AL_REG2	26B3		
	SMC_P81	49D5 50C5	TP_FW_SCIFPMC	40B3	TP_VCCSUS1_05_INTERN	26B3		
	SMC_P81	49D5 50C5	TP_FW_SDA	7C3 40B6	AL_REG2	26B3		
	SMC_P81	50C3	TP_FW_SE	7C3 40B6	TP_VCCSUS1_5_INTERNA	26B3		
	SMC_P81	50C3	TP_FW_SM	7C3 40C3	L_REG2	26B3		
	SMC_P81	50C3	TP_FW_TCK	7C3 40C3	TP_VCCSUS1_5_INTERNA	26B3		
	SMC_P81	50C3	TP_FW_TDI	7C3 40C3	TP_XDP_HOOK2	13B6		
	SMC_P81							

	8	7	6	5	4	3	2	1
Title:	Cref Part Report							
	m72							
Design:	Mar 23 10:23:45 2007							
Date:								
C600	CAP_402	m72[6D7]	C2191	CAP_402	m72[21B3]	C3342	CAP_402	m72[33B4]
C621	CAP_603	m72[6D6]	C2192	CAP_402	m72[21B3]	C3344	CAP_402	m72[33B4]
C622	CAP_805	m72[6D7]	C2195	CAP_603	m72[21A4]	C3346	CAP_402	m72[33B4]
C623	CAP_805	m72[6D7]	C2196	CAP_805	m72[21A3]	C3348	CAP_402	m72[33B4]
C624	CAP_1210	m72[6D8]	C2197	CAP_402	m72[21A3]	C3350	CAP_402	m72[33B4]
C625	CAP_P_6_3X5.5-SM	m72[6D8]	C2200	CAP_402	m72[22B2]	C3352	CAP_402	m72[33B4]
C1000	CAP_402	m72[10B5]	C2201	FILTER_3P_A_NFM18	m72[22B2]	C3354	CAP_402	m72[33B4]
C1200	CAP_805	m72[12D7]	C2213	CAP_603	m72[22B2]	C3356	CAP_402	m72[33B4]
C1201	CAP_805	m72[12D6]	C2500	CAP_402	m72[25C2]	C3358	CAP_402	m72[33A4]
C1202	CAP_805	m72[12D6]	C2501	CAP_402	m72[25B2]	C3360	CAP_402	m72[33A4]
C1203	CAP_805	m72[12D6]	C2600	CAP_402	m72[26A3]	C3362	CAP_402	m72[33A4]
C1204	CAP_805	m72[12D6]	C2601	CAP_402	m72[26A3]	C3364	CAP_402	m72[33A4]
C1205	CAP_805	m72[12D5]	C2700	CAP_P_SM-CASE-C1	m72[27C7]	C3366	CAP_402	m72[33A4]
C1206	CAP_805	m72[12D5]	C2701	CAP_402	m72[27A6]	C3368	CAP_402	m72[33A4]
C1207	CAP_805	m72[12D5]	C2702	CAP_402	m72[27B1]	C3370	CAP_402	m72[33A4]
C1208	CAP_805	m72[12D4]	C2703	CAP_402	m72[27C8]	C3400	CAP_402	m72[34C3]
C1209	CAP_805	m72[12D4]	C2704	CAP_402	m72[27D8]	C3401	CAP_603	m72[34C3]
C1210	CAP_805	m72[12C7]	C2706	CAP_805	m72[27C7]	C3410	CAP_402	m72[34C3]
C1211	CAP_805	m72[12C6]	C2707	CAP_603	m72[27C7]	C3420	CAP_402	m72[34C3]
C1212	CAP_805	m72[12C6]	C2708	CAP_603	m72[27A6]	C3421	CAP_603	m72[34C3]
C1213	CAP_805	m72[12C6]	C2711	CAP_402	m72[27D1]	C3430	CAP_402	m72[34B7]
C1214	CAP_805	m72[12C6]	C2712	CAP_402	m72[27C1]	C3431	CAP_402	m72[34B7]
C1215	CAP_805	m72[12C5]	C2714	CAP_402	m72[27D1]	C3700	CAP_603	m72[37D6]
C1216	CAP_805	m72[12C5]	C2715	CAP_402	m72[27D1]	C3701	CAP_402	m72[37D6]
C1217	CAP_805	m72[12C5]	C2718	CAP_402	m72[27A6]	C3702	CAP_402	m72[37D5]
C1218	CAP_805	m72[12C4]	C2719	CAP_402	m72[27B1]	C3703	CAP_402	m72[37D5]
C1219	CAP_805	m72[12C4]	C2721	CAP_402	m72[27D3]	C3704	CAP_402	m72[37D5]
C1220	CAP_805	m72[12C7]	C2722	CAP_402	m72[27B1]	C3705	CAP_402	m72[37D4]
C1221	CAP_805	m72[12C6]	C2723	CAP_402	m72[27B1]	C3706	CAP_402	m72[37D4]
C1222	CAP_805	m72[12C6]	C2724	CAP_603	m72[27B1]	C3707	CAP_402	m72[37D4]
C1223	CAP_805	m72[12C6]	C2725	CAP_402	m72[27D3]	C3708	CAP_402	m72[37D3]
C1224	CAP_805	m72[12C6]	C2726	CAP_402	m72[27C3]	C3710	CAP_603	m72[37D6]
C1225	CAP_805	m72[12C5]	C2727	CAP_402	m72[27C3]	C3711	CAP_402	m72[37D6]
C1226	CAP_805	m72[12B7]	C2728	CAP_402	m72[27C3]	C3712	CAP_402	m72[37D5]
C1227	CAP_805	m72[12B6]	C2729	CAP_402	m72[27D5]	C3713	CAP_402	m72[37D5]
C1228	CAP_805	m72[12B6]	C2730	CAP_402	m72[27D5]	C3714	CAP_402	m72[37D5]
C1229	CAP_805	m72[12B6]	C2731	CAP_402	m72[27D5]	C3715	CAP_402	m72[37D4]
C1230	CAP_805	m72[12B6]	C2732	CAP_603	m72[27B7]	C3720	CAP_402	m72[37C5]
C1231	CAP_805	m72[12B6]	C2733	CAP_603	m72[27C5]	C3721	CAP_402	m72[37C5]
C1232	CAP_805	m72[12B5]	C2734	CAP_402	m72[27D5]	C3722	CAP_402	m72[37C5]
C1235	CAP_P_6_3X8-SM	m72[12A3]	C2735	CAP_603	m72[27A6]	C3723	CAP_402	m72[37C4]
C1236	CAP_402	m72[12A2]	C2736	CAP_603	m72[27B7]	C3724	CAP_402	m72[37C4]
C1237	CAP_402	m72[12A2]	C2737	CAP_402	m72[27C3]	C3730	CAP_402	m72[37C7]
C1238	CAP_402	m72[12A2]	C2738	CAP_402	m72[27C3]	C3731	CAP_402	m72[37C7]
C1239	CAP_402	m72[12A2]	C2739	CAP_402	m72[27C1]	C3735	CAP_402	m72[37C5]
C1240	CAP_402	m72[12A1]	C2741	CAP_402	m72[27B1]	C3736	CAP_402	m72[37C5]
C1241	CAP_402	m72[12A1]	C2805	CAP_402	m72[28D5]	C3740	CAP_402	m72[37B7]
C1250	CAP_P_CASE-D2-SM1	m72[12B7]	C2808	CAP_402	m72[28C6]	C3742	CAP_402	m72[37B6]
C1251	CAP_P_CASE-D2-SM1	m72[12B6]	C2809	CAP_402	m72[28C6]	C3744	CAP_402	m72[37B6]
C1252	CAP_P_CASE-D2-SM1	m72[12B5]	C2810	CAP_402	m72[28D6]	C3746	CAP_402	m72[37B5]
C1253	CAP_P_CASE-D2-SM1	m72[12B5]	C2811	CAP_402	m72[28A7]	C3750	CAP_402	m72[37B5]
C1254	CAP_P_CASE-D2-SM1	m72[12B6]	C2900	CAP_402	m72[29D7]	C3751	CAP_402	m72[37B5]
C1255	CAP_P_CASE-D2-SM1	m72[12B5]	C2901	CAP_603	m72[29D6]	C3780	CAP_402	m72[37B2]
C1280	CAP_603	m72[12B3]	C2902	CAP_402	m72[29D6]	C3800	CAP_805-1	m72[38C8]
C1281	CAP_402	m72[12B2]	C2903	CAP_402	m72[29D6]	C3801	CAP_402	m72[38C7]
C1300	CAP_402	m72[13B5]	C2904	CAP_402	m72[29D5]	C3802	CAP_805-1	m72[38C7]
C1301	CAP_402	m72[13B4]	C2905	CAP_402	m72[29D5]	C3803	CAP_603	m72[38C7]
C1310	CAP_402	m72[14A6]	C2906	CAP_402	m72[29D5]	C3804	CAP_402	m72[38C6]
C1311	CAP_402	m72[14A7]	C2907	CAP_603	m72[29C5]	C3805	CAP_603	m72[38C5]
C1312	CAP_402	m72[14A7]	C2908	CAP_402	m72[29C5]	C3806	CAP_402	m72[38C5]
C1315	CAP_402	m72[16C3]	C2909	CAP_402	m72[29D4]	C3807	CAP_805-1	m72[38C5]
C1316	CAP_402	m72[16C3]	C2910	CAP_603	m72[29D3]	C3810	CAP_805-1	m72[38B6]
C1317	CAP_402	m72[16C1]	C2911	CAP_402	m72[29D2]	C3811	CAP_402	m72[38B6]
C1318	CAP_402	m72[16C1]	C2912	CAP_402	m72[29D2]	C3812	CAP_805-1	m72[38B6]
C1319	CAP_402	m72[16C1]	C2913	CAP_402	m72[29D3]	C3813	CAP_603	m72[38B5]
C1320	CAP_402	m72[16C1]	C2914	CAP_603	m72[29D3]	C3814	CAP_402	m72[38B5]
C1321	CAP_402	m72[16C1]	C2915	CAP_402	m72[29C4]	C3815	CAP_603	m72[38A4]
C1322	CAP_402	m72[16A3]	C2916	CAP_603	m72[29C3]	C3816	CAP_402	m72[38A4]
C1323	CAP_402	m72[18A4]	C2917	CAP_402	m72[29C6]	C3817	CAP_805-1	m72[38A4]
C1324	CAP_402	m72[18A4]	C2918	CAP_402	m72[29C6]	C3818	CAP_402	m72[38A4]
C1325	CAP_402	m72[18A4]	C2919	CAP_402	m72[29C6]	C3819	CAP_402	m72[38C2]
C1326	CAP_402	m72[18A4]	C2920	CAP_603	m72[31B2]	C3890	CAP_402	m72[38C2]
C1327	CAP_402	m72[18A4]	C2921	CAP_603	m72[31B2]	C3891	CAP_402	m72[38C2]
C1328	CAP_402	m72[18A4]	C2922	CAP_603	m72[31B2]	C3892	CAP_402	m72[38C2]
C1329	CAP_402	m72[18A4]	C2923	CAP_402	m72[31B1]	C3893	CAP_402	m72[38C2]
C1330	CAP_402	m72[18A4]	C2924	CAP_402	m72[31B1]	C3894	CAP_402	m72[38C2]
C1331	CAP_402	m72[18A4]	C2925	CAP_402	m72[31B1]	C3900	CAP_402	m72[39D7]
C1332	CAP_402	m72[18A4]	C2926	CAP_402	m72[31B2]	C3901	CAP_402	m72[39D6]
C1333	CAP_402	m72[18A4]	C2927	CAP_402	m72[31B2]	C3910	CAP_1809	m72[39A4]
C1334	CAP_402	m72[18A4]	C2928	CAP_402	m72[31B2]	C3911	CAP_402	m72[39A4]
C1335	CAP_402	m72[18A4]	C2929	CAP_402	m72[31B2]	C4000	CAP_402	m72[40B7]
C1336	CAP_402	m72[18A4]	C2930	CAP_402	m72[31B1]	C4001	CAP_402	m72[40B7]
C1337	CAP_402	m72[18A4]	C2931	CAP_402	m72[31B1]	C4010	CAP_402	m72[40C2]
C1338	CAP_402	m72[18A4]	C2932	CAP_402	m72[31B1]	C4011	CAP_402	m72[40C2]
C1339	CAP_402	m72[18A4]	C2933	CAP_402	m72[31B1]	C4020	CAP_402	m72[40C3]
C1340	CAP_402	m72[18A4]	C2934	CAP_402	m72[31B2]	C4021	CAP_402	m72[40C3]
C1341	CAP_402	m72[18A4]	C2935	CAP_402	m72[31B2]	C4090	CAP_402	m72[40B6]
C1342	CAP_402	m72[18A4]	C2936	CAP_402	m72[31B2]	C4200	CAP_402-LF	m72[42C7]
C1343	CAP_402	m72[18A4]	C2937	CAP_402	m72[31B2]	C4201	CAP_402-LF	m72[42C7]
C1344	CAP_402	m72[18A4]	C2938	CAP_402	m72[31B2]	C4210	CAP_402	m72[42C6]
C1345	CAP_402	m72[18A4]	C2939	CAP_402	m72[31B2]	C4211	CAP_402	m72[42C5]
C1346	CAP_402	m72[18A4]	C2940	CAP_402	m72[31B1]	C4212	CAP_805-1	m72[42C5]
C1347	CAP_402	m72[18A4]	C2941	CAP_402	m72[31A1]	C4213	CAP_805-1	m72[42C5]
C1348	CAP_402	m72[18A4]	C2942	CAP_402	m72[31A1]	C4230	CAP_402	m72[42A5]
C1349	CAP_402	m72[18A4]	C2943	CAP_402	m72[31A1]	C4231	CAP_402	m72[42A5]
C1350	CAP_402	m72[18A4]	C2944	CAP_603	m72[31D6]	C4240	CAP_402	m72[42A7]
C1351	CAP_402	m72[18A4]	C2945	CAP_603	m72[31D6]	C4241	CAP_402	m72[42A7]
C1352	CAP_402	m72[18A4]	C2946	CAP_603	m72[31A7]	C4242	CAP_402	m72[42A7]
C1353	CAP_402	m72[18A4]	C2947	CAP_603	m72[31A6]	C4243	CAP_402	m72[42A7]
C1354	CAP_402	m72[18A4]	C2948	CAP_603	m72[32B2]	C4250	CAP_402	m72[42B7]
C1355	CAP_402	m72[18A4]	C2949	CAP_603	m72[32B2]	C4251	CAP_402	m72[42B7]
C1356	CAP_402	m72[18A4]	C2950	CAP_603	m72[32B2]	C4252	CAP_402	m72[42B7]
C1357	CAP_402	m72[18A4]	C2951	CAP_603	m72[32B2]	C4253	CAP_402	m72[42B6]
C1358	CAP_402	m72[18A4]	C2952	CAP_603	m72[32B2]	C4254	CAP_402	m72[42B6]
C1359	CAP_402	m72[18A4]	C2953	CAP_603	m72[32B2]	C4255	CAP_402	m72[42B6]
C1360	CAP_402	m72[18A4]	C2954	CAP_603	m72[32B2]	C4256	CAP_402	m72[42B7]
C1361	CAP_402	m72[18A4]	C2955	CAP_603	m72[32B2]	C4261	CAP_402	m72[42B7]
C1362	CAP_402	m72[18A4]	C2956	CAP_603	m72[32B2]	C4262	CAP_402	m72[42B7]
C1363	CAP_402	m72[18A4]	C2957	CAP_603	m72[32B2]	C4263	CAP_402	m72[42B7]
C1364	CAP_402	m72[18A4]	C2958	CAP_603	m72[32B2]	C4264	CAP_402	m72[42B6]
C1365	CAP_402	m72						

	8	7	6	5	4	3	2	1				
D	C7332	CAP_402	m72[7385]	C7810	CAP_402	m72[78D6]	F4310	FUSE_SM	m72[43D6]	LED602	LED_2_0X1.25MM-SM	m72[6A7]
	C7335	CAP_402	m72[7386]	C7811	CAP_402	m72[78D7]	F9410	FUSE_805	m72[94D5]	LED603	LED_2_0X1.25MM-SM	m72[6A6]
	C7340	CAP_P_TH	m72[73D7]	C7850	CAP_402	m72[78C4]	FL4300	FILTER_4P_DLW21H-SM1	m72[43B3]	LED604	LED_2_0X1.25MM-SM	m72[6B7]
	C7341	CAP_1206-1	m72[73D7]	C7851	CAP_402	m72[78C4]	FL4310	FILTER_4P_DLW21H-SM1	m72[43B3]	LED3900	LED_2_0X1.25MM-SM	m72[39A7]
	C7342	CAP_1206-1	m72[73D6]	C7890	CAP_805	m72[78D2]	J600	CON_M12RT_D2MT_TH1_M	m72[6D7]	LED3901	LED_2_0X1.25MM-SM	m72[39A7]
C	C7345	CAP_402	m72[73B3]	C7891	CAP_402	m72[78D2]	J1000	MEROM_BGA-SKT-P	m72[10C3 10D7]	LED3902	LED_2_0X1.25MM-SM	m72[39A7]
	C7360	CAP_603	m72[73D2]	C7895	CAP_402	m72[78B7]	J1000	MEROM_BGA-SKT-F	m72[11D3 11D7]	LED3903	LED_2_0X1.25MM-SM	m72[39A6]
	C7361	CAP_603	m72[73C2]	C7896	CAP_402	m72[78A6]	J1300	CON_F60ST_D_SMI_F-ST	m72[13C4]	LED4400	LED_2_0X1.25MM-SM	m72[44B5]
	C7364	CAP_402	m72[73B2]	C7899	CAP_402	m72[78B6]	J2800	BATTERY_2P_SM	m72[28D8]	FP1000	PROBEPOINT_SM	m72[7D7]
	C7370	CAP_402	m72[73B2]	C8400	CAP_F_SM-LF	m72[84C5]	J3100	CON_F200RT_DDR2DIMM	m72[31D5]	FP1001	PROBEPOINT_SM	m72[7D7]
B	C7372	CAP_402	m72[73B4]	C8401	CAP_805	m72[84C7]	J2800	BATTERY_2P_SM	m72[28D8]	FP1002	PROBEPOINT_SM	m72[7D7]
	C7381	CAP_1206-1	m72[73D2]	C8420	CAP_402	m72[84C7]	J3100	CON_F200RT_DDR2DIMM	m72[31D5]	FP1003	PROBEPOINT_SM	m72[7D7]
	C7382	CAP_1206-1	m72[73D2]	C8421	CAP_402	m72[84C7]	J3200	SMT_SM_F-RT-SM	m72[32D5]	FP1004	PROBEPOINT_SM	m72[7D7]
	C7390	CAP_P_CASE-D2-SM	m72[73C1]	C8422	CAP_402	m72[84C7]	J3200	CON_F200RT_DDR2DIMM	m72[32D5]	FP1005	PROBEPOINT_SM	m72[7D7]
	C7391	CAP_P_CASE-D2-SM	m72[73C2]	C8423	CAP_402	m72[84C7]	J3400	SMT_SM_F-RT-SM	m72[34C5]	FP1006	PROBEPOINT_SM	m72[7D7]
A	C7392	CAP_805	m72[73C1]	C8424	CAP_402	m72[84B7]	J3900	CON_RJ45_8ANG_D3MT_T	m72[39C3]	FP1007	PROBEPOINT_SM	m72[7D7]
	C7393	CAP_805	m72[73C1]	C8425	CAP_402	m72[84B7]	J4300	CON_F8ANG_1394B_D6MT	m72[43C2]	FP1008	PROBEPOINT_SM	m72[7D7]
	C7400	CAP_P_CASE-D2-SM	m72[74C8]	C8426	CAP_402	m72[84B7]	J4300	CON_F8ANG_1394B_D6MT	m72[43C2]	FP1009	PROBEPOINT_SM	m72[7D7]
	C7401	CAP_805	m72[74C8]	C8427	CAP_402	m72[84B7]	J4301	CON_F8ANG_1394B_D6MT	m72[43C2]	FP1010	PROBEPOINT_SM	m72[7D7]
	C7402	CAP_402	m72[74B7]	C8428	CAP_402	m72[84B7]	J4401	CON_M50RT_D2MT_SM_M-	m72[44C4]	FP1011	PROBEPOINT_SM	m72[7D7]



	8	7	6	5	4	3	2	1	
D	PP1480 PROBEPOINT_SM m7[7A6] PP1481 PROBEPOINT_SM m7[7A6] PP1482 PROBEPOINT_SM m7[7A6] PP1483 PROBEPOINT_SM m7[7A6] PP1484 PROBEPOINT_SM m7[7A6] PP1485 PROBEPOINT_SM m7[7A6] PP1486 PROBEPOINT_SM m7[7A6] PP1487 PROBEPOINT_SM m7[7A6] PP1488 PROBEPOINT_SM m7[7A6] PP1489 PROBEPOINT_SM m7[7A6] PP1490 PROBEPOINT_SM m7[7A6] PP1491 PROBEPOINT_SM m7[7A6] PP1492 PROBEPOINT_SM m7[7A6] PP1493 PROBEPOINT_SM m7[7A6] PP2100 PROBEPOINT_SM m7[7C7] PP2101 PROBEPOINT_SM m7[7C7] PP2102 PROBEPOINT_SM m7[7C7] PP2103 PROBEPOINT_SM m7[7B7] PP2104 PROBEPOINT_SM m7[7B7] PP2105 PROBEPOINT_SM m7[7B7] PP2106 PROBEPOINT_SM m7[7B7] PP2107 PROBEPOINT_SM m7[7B7] PP2108 PROBEPOINT_SM m7[7B7] PP2109 PROBEPOINT_SM m7[7B7] PP2110 PROBEPOINT_SM m7[7B7] PP2111 PROBEPOINT_SM m7[7B7] PP2112 PROBEPOINT_SM m7[7B7] PP2113 PROBEPOINT_SM m7[7B7] PP2114 PROBEPOINT_SM m7[7B7] PP2115 PROBEPOINT_SM m7[7B7] PP2116 PROBEPOINT_SM m7[7B7] PP2117 PROBEPOINT_SM m7[7B7] PP2118 PROBEPOINT_SM m7[7B7] PP2119 PROBEPOINT_SM m7[7B7] PP2120 PROBEPOINT_SM m7[7B7] PP2121 PROBEPOINT_SM m7[7A7] PP2122 PROBEPOINT_SM m7[7A7] PP2123 PROBEPOINT_SM m7[7A7] PP2124 PROBEPOINT_SM m7[7A7] PP2125 PROBEPOINT_SM m7[7A7] PP2126 PROBEPOINT_SM m7[7A7] PP2127 PROBEPOINT_SM m7[7A7] PP2128 PROBEPOINT_SM m7[7A7] PP2129 PROBEPOINT_SM m7[7A7] PP2130 PROBEPOINT_SM m7[7A7] PP2131 PROBEPOINT_SM m7[7A7] PP2132 PROBEPOINT_SM m7[7B7] PP2133 PROBEPOINT_SM m7[7B7] PP3700 PROBEPOINT_SM m7[7D5] PP3701 PROBEPOINT_SM m7[7D5] PP3702 PROBEPOINT_SM m7[7D5] PP3703 PROBEPOINT_SM m7[7D5] PP3704 PROBEPOINT_SM m7[7D5] PP4000 PROBEPOINT_SM m7[7D5] PP4001 PROBEPOINT_SM m7[7D5] PP4002 PROBEPOINT_SM m7[7D5] PP4003 PROBEPOINT_SM m7[7D5] PP4004 PROBEPOINT_SM m7[7D5] PP4900 PROBEPOINT_SM m7[7C5] PP4901 PROBEPOINT_SM m7[7C5] PP4902 PROBEPOINT_SM m7[7C5] PP4903 PROBEPOINT_SM m7[7C5] Q600 TRA_2N7002_SOT23-LF m7[6A8] Q610 TRA_2N7002_SOT23-LF m7[6D7] Q3800 TRA_P8SS55402_SOT223 m7[38C5] Q3810 TRA_P8SS55402_SOT223 m7[38A4] Q4200 TRA_P8S9_SOT223-4 m7[42B6] Q4600 TRA_2N7002_SOT23-LF m7[46C8] Q5050 TRA_DUAL_MMDT3906_S0 m7[50A6 50A7] T-363 Q5052 TRA_2N7002_SOT23-LF m7[50A8] Q5077 TRA_DUAL_MMDT3904_S0 m7[50D1 50D2] T-363-LF Q5095 TRA_2N7002DW_SOT-363 m7[50C2 50C2] Q5190 TRA_DUAL_MMDT3904_S0 m7[51B3 51C4] T-363-LF Q5339 TRA_2N7002_SOT23-LF m7[53B7] Q5341 TRA_FDC796N_SUPERS0T m7[53B6] -6 Q5600 TRA_NTH5443T1_1206A m7[56D4] -03-LF Q5602 TRA_2N7002_SOT23-LF m7[56D6] Q5603 TRA_NTH5443T1_1206A m7[56B4] -03-LF Q5605 TRA_2N7002_SOT23-LF m7[56B6] Q5700 TRA_NTH5443T1_1206A m7[57D4] -03-LF Q5702 TRA_2N7002_SOT23-LF m7[57C5] Q7006 TRA_DUAL_SSM6N15FE_S m7[70A7 70B6] 0T563 Q7007 TRA_DUAL_SSM6N15FE_S m7[70A6 70B6] 0T563 Q7100 TRA_MOSFET_NCHN_SP1_ m7[71D3] MLP5X6-LFFAK Q7101 TRA_MOSFET_NCHN_SP2_ m7[71D3] MLP5X6-LFFAK Q7102 TRA_MOSFET_NCHN_SP1_ m7[71C3] MLP5X6-LFFAK Q7103 TRA_MOSFET_NCHN_SP2_ m7[71B3] MLP5X6-LFFAK Q7104 TRA_MOSFET_NCHN_SP2_ m7[71C3] MLP5X6-LFFAK Q7105 TRA_MOSFET_NCHN_SP2_ m7[71B3] MLP5X6-LFFAK Q7200 TRA_MOSFET_NCHN_SP1_ m7[72C4] MLP5X6-LFFAK Q7201 TRA_MOSFET_NCHN_SP2_ m7[72C4] MLP5X6-LFFAK Q7204 TRA_MOSFET_NCHN_SP2_ m7[72C3] MLP5X6-LFFAK Q7300 TRA_FDMS9620S_MLP m7[73C6] Q7360 TRA_FDMS9620S_MLP m7[73C3] Q7400 TRA_FDMS9620S_MLP m7[74C6] Q7460 TRA_FDMS296_MICROFET m7[74C3] 3x3 Q7461 TRA_FDMS296_MICROFET m7[74C3] 3x3 Q7520 TRA_MOSFET_NCHN_SP1_ m7[75D4] MLP5X6-LFFAK Q7521 TRA_MOSFET_NCHN_SP2_ m7[75C4] MLP5X6-LFFAK Q7603 TRA_2N7002_SOT23-LF m7[76A6] Q7620 TRA_FDMS9620S_MLP m7[76C7] Q7640 TRA_SINGLE_MOSFET_PC m7[53B7]	Q7660 HN_SOT-23 TRA_MOSFET_NCHN_SP1_ m7[76C3] MLP5X6-LFFAK Q7661 TRA_MOSFET_NCHN_SP2_ m7[76B3] MLP5X6-LFFAK Q7800 TRA_IRF7410_SO-8 m7[78D4] Q7801 TRA_SINGLE_MOSFET_NC m7[78D5] HN_SOT23 Q7810 TRA_IRF7410_SO-8 m7[78D7] Q7811 TRA_SINGLE_MOSFET_NC m7[78D8] HN_SOT23 Q7850 TRA_IRF7410_SO-8 m7[78C4] Q7851 TRA_SINGLE_MOSFET_NC m7[78C5] HN_SOT23 Q7890 TRA_MOSFET_PCHN_SP1_ m7[78D2] SOI Q7891 TRA_SINGLE_MOSFET_NC m7[78C2] HN_SOT23 Q7892 TRA_2N7002DW_SOT-363 m7[78C2 78C1] Q7895 TRA_MOSFET_NCHN_SP_S m7[78B6] O-8 Q7896 TRA_2N7002_SOT23-LF m7[78A7] Q7897 TRA_SINGLE_MOSFET_NC m7[78A6] HN_SOT23 Q9000 TRA_S13443DV_TSOP-LF m7[90C7] Q9001 TRA_2N7002_SOT23-LF m7[90B7] Q9411 TRA_2N7002DW_SOT-363 m7[94D2 94C2] R602 RES_402 m7[6A7] R602 RES_402 m7[6A8] R604 RES_402 m7[6B7] R605 RES_603 m7[6A6] R610 RES_402 m7[6D6] R1002 RES_402 m7[10D5] R1003 RES_402 m7[10C5] R1004 RES_402 m7[10C5] R1005 RES_402 m7[10B5] R1006 RES_402 m7[10B5] R1007 RES_402 m7[10A4] R1012 RES_402 m7[10A4] R1016 RES_402 m7[10B1] R1017 RES_402 m7[10B1] R1018 RES_402 m7[10B1] R1019 RES_402 m7[10B1] R1020 RES_402 m7[10B7] R1021 RES_402 m7[10B7] R1022 RES_402 m7[10A7] R1023 RES_402 m7[10A7] R1024 RES_402 m7[10A7] R1030 RES_402 m7[10A4] R1100 RES_402 m7[11B5] R1101 RES_402 m7[11A5] R1290 RES_402 m7[12C2] R1291 RES_402 m7[12C2] R1292 RES_402 m7[12C2] R1293 RES_402 m7[12C2] R1294 RES_402 m7[12C2] R1295 RES_402 m7[12C2] R1296 RES_402 m7[12C2] R1303 RES_402 m7[13B2] R1315 RES_402 m7[13C6] R1330 RES_402 m7[13C5] R1331 RES_402 m7[13C5] R1399 RES_402 m7[13C7] R1410 RES_402 m7[14B6] R1411 RES_402 m7[14A6] R1415 RES_402 m7[14A6] R1420 RES_402 m7[14B6] R1421 RES_402 m7[14B6] R1425 RES_402 m7[14A7] R1426 RES_402 m7[14A7] R1510 RES_402 m7[15D3] R1610 RES_402 m7[16C2] R1611 RES_402 m7[16C2] R1620 RES_402 m7[16C1] R1622 RES_402 m7[16C1] R1624 RES_402 m7[16C1] R1630 RES_402 m7[16B7] R1631 RES_402 m7[16B7] R1640 RES_402 m7[16A3] R1641 RES_402 m7[16A3] R1655 RES_402 m7[16D7] R1659 RES_402 m7[16D7] R1666 RES_402 m7[16C7] R1669 RES_402 m7[16C7] R1670 RES_402 m7[16C7] R1690 RES_402 m7[16A3] R1691 RES_402 m7[16A3] R2141 RES_603 m7[21B7] R2145 RES_603 m7[21B7] R2150 RES_603 m7[21A7] R2170 RES_603 m7[21D4] R2183 RES_402 m7[21C2] R2185 RES_402 m7[21C3] R2186 RES_402 m7[21B3] R2190 RES_402 m7[21B3] R2195 RES_402 m7[21A3] R2200 RES_402 m7[22B2] R2201 RES_402 m7[22A2] R2202 RES_402 m7[22B2] R2203 RES_402 m7[22A2] R2300 RES_402 m7[23D7] R2301 RES_402 m7[23D7] R2302 RES_402 m7[23D6] R2303 RES_402 m7[23D3] R2304 RES_402 m7[23C3] R2305 RES_402 m7[23C3] R2306 RES_402 m7[23D3] R2308 RES_402 m7[23C3] R2309 RES_402 m7[23C3] R2310 RES_402 m7[23D6] R2311 RES_402 m7[23D6] R2313 RES_402 m7[23C7] R2314 RES_402 m7[23C7] R2315 RES_402 m7[23C7] R2316 RES_402 m7[23B7] R2400 RES_402 m7[24C7] R2401 RES_402 m7[24C7] R2402 RES_402 m7[24C7] R2403 RES_402 m7[24C7] R2404 RES_402 m7[24C7] R2405 RES_402 m7[24C6] R2406 RES_402 m7[24B6] R2407 RES_402 m7[24C6] R2408 RES_402 m7[24C6]	R2409 RES_402 m7[24C6] R2413 RES_402 m7[24C3] R2414 RES_402 m7[24B3] R2415 RES_402 m7[24B5] R2423 RES_402 m7[24A3] R2424 RES_402 m7[24A3] R2425 RES_402 m7[24A3] R2426 RES_402 m7[24A3] R2427 RES_402 m7[24A3] R2428 RES_402 m7[24A3] R2429 RES_402 m7[24A3] R2430 RES_402 m7[24A3] R2431 RES_402 m7[24A3] R2432 RES_402 m7[24A3] R2433 RES_402 m7[24A3] R2436 RES_402 m7[24A3] R2437 RES_402 m7[24A3] R2438 RES_402 m7[24A3] R2439 RES_402 m7[24A3] R2440 RES_402 m7[24A3] R2441 RES_402 m7[24A3] R2442 RES_402 m7[24A3] R2500 RES_402 m7[25D7] R2502 RES_402 m7[25D7] R2504 RES_402 m7[25D6] R2505 RES_402 m7[25D6] R2506 RES_402 m7[25D6] R2507 RES_402 m7[25D6] R2510 RES_402 m7[25D6] R2511 RES_402 m7[25A8] R2512 RES_402 m7[25A8] R2514 RES_402 m7[25A7] R2515 RES_402 m7[25A7] R2516 RES_402 m7[25A7] R2523 RES_402 m7[25B3] R2524 RES_402 m7[25C2] R2525 RES_402 m7[25C2] R2526 RES_402 m7[25C2] R2527 RES_402 m7[25B2] R2528 RES_402 m7[25B2] R2529 RES_402 m7[25B2] R2530 RES_402 m7[25B4] R2531 RES_402 m7[25B4] R2532 RES_402 m7[25D3] R2533 RES_402 m7[25D2] R2534 RES_402 m7[25D2] R2535 RES_402 m7[25D2] R2536 RES_402 m7[25A4] R2544 RES_402 m7[25A4] R2545 RES_402 m7[25A4] R2546 RES_402 m7[25A4] R2547 RES_402 m7[25D6] R2550 RES_402 m7[25D7] R2551 RES_402 m7[25D7] R2552 RES_402 m7[25D7] R2553 RES_402 m7[25D7] R2596 RES_402 m7[25A4] R2597 RES_402 m7[25A4] R2598 RES_402 m7[25A4] R2700 RES_603 m7[27A8] R2701 RES_402 m7[27D8] R2702 RES_402 m7[27D8] R2710 RES_402 m7[28B2] R2735 RES_402 m7[27A8] R2800 RES_402 m7[28D5] R2803 RES_402 m7[28A6] R2806 RES_402 m7[28D5] R2807 RES_402 m7[28D7] R2809 RES_402 m7[28C7] R2810 RES_402 m7[28C7] R2850 RES_402 m7[28B1] R2881 RES_402 m7[28D2] R2883 RES_402 m7[28D2] R2885 RES_402 m7[28D2] R2890 RES_402 m7[28C2] R2891 RES_402 m7[28D2] R2892 RES_402 m7[28C2] R2893 RES_402 m7[28C2] R2896 RES_402 m7[28A4] R2897 RES_402 m7[28A4] R2900 RES_402 m7[29C6] R2901 RES_402 m7[29D3] R2902 RES_402 m7[29C3] R2903 RES_402 m7[29B6] R3026 RES_402 m7[30A4] R3027 RES_402 m7[30A4] R3030 RES_402 m7[30A4] R3032 RES_402 m7[30C7] R3033 RES_402 m7[30C7] R3034 RES_402 m7[30A7] R3035 RES_402 m7[30A7] R3046 RES_402 m7[30C1] R3047 RES_402 m7[30C1] R3050 RES_402 m7[30D1] R3051 RES_402 m7[30D1] R3052 RES_402 m7[30D1] R3053 RES_402 m7[30C1] R3054 RES_402 m7[30C1] R3055 RES_402 m7[30C1] R3067 RES_402 m7[30D7] R3080 RES_402 m7[30C7] R3081 RES_402 m7[30C7] R3082 RES_402 m7[30C7] R3083 RES_402 m7[30C7] R3084 RES_402 m7[30B7] R3085 RES_402 m7[30B7] R3086 RES_402 m7[30B7] R3087 RES_402 m7[30B7] R3088 RES_402 m7[30B7] R3089 RES_402 m7[30B7] R3090 RES_402 m7[30B7] R3091 RES_402 m7[30B7] R3098 RES_402 m7[30B4] R3100 RES_402 m7[31D2] R3101 RES_402 m7[31C3] R3140 RES_402 m7[31A3] R3141 RES_402 m7[31A3] R3200 RES_402 m7[32C2] R3201 RES_402 m7[32C2] R3240 RES_402 m7[32A3] R3241 RES_402 m7[32A3] R3300 RES_402 m7[33D5] R3301 RES_402 m7[33D5] R3302 RES_402 m7[33D5]	R3303 RES_402 m7[33D5] R3304 RES_402 m7[33C5] R3305 RES_402 m7[33C5] R3400 RES_402 m7[34C7] R3401 RES_402 m7[34C7] R3410 RES_402 m7[34A5] R3420 RES_402 m7[37C6] R3470 RES_402 m7[37B7] R3741 RES_402 m7[37B7] R3742 RES_402 m7[37B6] R3743 RES_402 m7[37B6] R3744 RES_402 m7[37B6] R3745 RES_402 m7[37B5] R3746 RES_402 m7[37B5] R3747 RES_402 m7[37B5] R3760 RES_402 m7[37C2] R3765 RES_402 m7[37B2] R3780 RES_402 m7[37B2] R3781 RES_402 m7[37B2] R3801 RES_402 m7[38C6] R3811 RES_402 m7[38A5] R3820 RES_603 m7[38B8] R3821 RES_603 m7[38B8] R3880 RES_402 m7[38D3] R3890 RES_603 m7[38C2] R3900 RES_805 m7[39C7] R3901 RES_603 m7[39A7] R3902 RES_603 m7[39A7] R3903 RES_603 m7[39A7] R3904 RES_603 m7[39A6] R3910 RES_402 m7[39B5] R3911 RES_402 m7[39B5] R3912 RES_402 m7[39B4] R3913 RES_402 m7[39B4] R4000 RES_402 m7[40B6] R4003 RES_402 m7[40C7] R4004 RES_402 m7[40A7] R4010 RES_402 m7[40C2] R4011 RES_402 m7[40B2] R4012 RES_402 m7[40B2] R4013 RES_402 m7[40C2] R4080 RES_402 m7[40B8] R4090 RES_402 m7[40B6] R4200 RES_402 m7[42C7] R4250 RES_402 m7[42D3] R4251 RES_402 m7[42D2] R4252 RES_402 m7[42D2] R4260 RES_402 m7[42C3] R4261 RES_402 m7[42C2] R4262 RES_402 m7[42C2] R4300 RES_2512 m7[43D7] R4301 RES_2512 m7[43D7] R4302 RES_805 m7[43D7] R4335 RES_402 m7[43B2] R4350 RES_402 m7[43C7] R4351 RES_402 m7[43C7] R4352 RES_402 m7[43B7] R4353 RES_402 m7[43B7] R4354 RES_402 m7[43B7] R4360 RES_402 m7[43C7] R4361 RES_402 m7[43C7] R4362 RES_402 m7[43B7] R4363 RES_402 m7[43B7] R4364 RES_402 m7[43B7] R4390 RES_402 m7[43A7] R4403 RES_402 m7[44C5] R4404 RES_402 m7[44C5] R4453 RES_402 m7[44C4] R4457 RES_402 m7[44B6] R4458 RES_402 m7[44B5] R4459 RES_402 m7[44B5] R4590 RES_402 m7[45B1] R4599 RES_603 m7[45C2] R4600 RES_402 m7[46D8] R4650 RES_402 m7[46D4] R4651 RES_402 m7[46C4] R4652 RES_402 m7[46C4] R4701 RES_402 m7[47B6] R4702 RES_402 m7[47B6] R4710 RES_402 m7[47A6] R4711 RES_402 m7[47A6] R4720 RES_402 m7[47C2] R4721 RES_402 m7[47C2] R4901 RES_402 m7[49C1] R4902 RES_402 m7[49C2] R4903 RES_402 m7[49C1] R4909 RES_402 m7[49C1] R4950 RES_402 m7[49C4] R4951 RES_402 m7[49C4] R4998 RES_402 m7[49C2] R4999 RES_402 m7[49D4] R5000 RES_402 m7[50D6] R5010 RES_402 m7[50C6] R5032 RES_402 m7[50B1] R5033 RES_402 m7[50B1] R5034 RES_402 m7[50B1] R5035 RES_402 m7[50B1] R5036 RES_402 m7[50B1] R5037 RES_402 m7[50B1] R5038 RES_402 m7[50B1] R5039 RES_402 m7[50B1] R5040 RES_402 m7[50B1] R5041 RES_402 m7[50B1] R5042 RES_402 m7[50B1] R5043 RES_402 m7[50B1] R5046 RES_402 m7[50A1] R5047 RES_402 m7[50A1] R5048 RES_402 m7[50A1] R5050 RES_402 m7[50B6] R5051 RES_402 m7[50B7] R5052 RES_402 m7[50A7] R5053 RES_402 m7[50A6] R5055 RES_402 m7[50A3] R5056 RES_402 m7[50A3] R5057 RES_402 m7[50A6] R5058 RES_402 m7[50A5] R5059 RES_402 m7[50A4] R5070 RES_402 m7[50D2] R5071 RES_402 m7[50D3] R5078 RES_402 m7[50D1] R5080 RES_402 m7[50B1] R5082 RES_402 m7[50B1] R5083 RES_402 m7[50A1] R5084 RES_402 m7[50A1]	D				
C									C
B									B
A									A

		8	7	6	5	4	3	2	1
D		R5086 RES_402 m72[50A1]	R7117 RES_402 m72[71B5]	R7897 RES_402 m72[78B6]	R7897 RES_402 m72[78B6]	U7710 TPS62050_MSOP m72[77D5]			
		R5087 RES_402 m72[50B1]	R7118 RES_402 m72[71B5]	R7898 RES_402 m72[78B6]	R7898 RES_402 m72[78B6]	U7750 TPS62510_BGA m72[77B4]			
		R5088 RES_402 m72[50A1]	R7119 RES_402 m72[71C8]	R8500 RES_402 m72[85C7]	R8500 RES_402 m72[85C7]	U8570 EPROM_M24C02_S08 m72[85D2]			
		R5090 RES_402 m72[50B1]	R7120 RES_402 m72[71D7]	R8501 RES_402 m72[85C5]	R8501 RES_402 m72[85C5]	U9130 VIDEO_TS3V330_SOP m72[91B7]			
		R5091 RES_402 m72[50B1]	R7121 RES_402 m72[71D7]	R8502 RES_402 m72[85C7]	R8502 RES_402 m72[85C7]	U9160 74LVC1G125L_SOT23-5 m72[91B4]			
		R5092 RES_402 m72[50B1]	R7122 RES_402 m72[71A4]	R8503 RES_402 m72[85A4]	R8503 RES_402 m72[85A4]	U9161 74LVC1G125L_SOT23-5 m72[91A4]			
		R5093 RES_402 m72[50B1]	R7123 RES_402 m72[71A4]	R8505 RES_402 m72[85B4]	R8505 RES_402 m72[85B4]	VE5065 VREF_REF3133_SOT23-3 m72[50B8]			
		R5094 RES_402 m72[50B1]	R7126 THERMISTOR_402 m72[71C8]	R8570 RES_402 m72[85D3]	R8570 RES_402 m72[85D3]	XW4900 SHORT_SM m72[49C2]			
		R5096 RES_402 m72[50B1]	R7127 RES_402 m72[71C7]	R9000 RES_402 m72[90C8]	R9000 RES_402 m72[90C8]	XW5309 SHORT_SM m72[5307]			
		R5190 RES_402 m72[51B2]	R7130 RES_402 m72[71B4]	R9001 RES_402 m72[90C7]	R9001 RES_402 m72[90C7]	XW5350 SHORT_SM m72[53C3]			
		R5191 RES_402 m72[51C3]	R7131 THERMISTOR_0603-LF m72[71B4]	R9002 RES_805 m72[90C8]	R9002 RES_805 m72[90C8]	XW5500 SHORT_SM m72[55A4]			
		R5192 RES_402 m72[51C4]	R7140 RES_603 m72[71B1]	R9003 RES_805 m72[90C8]	R9003 RES_805 m72[90C8]	XW5501 SHORT_SM m72[55A4]			
		R5200 RES_402 m72[52D7]	R7141 RES_603 m72[71C1]	R9070 RES_402 m72[90B7]	R9070 RES_402 m72[90B7]	XW5502 SHORT_SM m72[55A4]			
		R5201 RES_402 m72[52D7]	R7142 RES_402 m72[71D4]	R9074 RES_402 m72[90B2]	R9074 RES_402 m72[90B2]	XW5503 SHORT_SM m72[55A4]			
		R5230 RES_402 m72[52A7]	R7143 RES_402 m72[71C4]	R9075 RES_402 m72[90B2]	R9075 RES_402 m72[90B2]	XW7100 SHORT_SM m72[71A6]			
		R5231 RES_402 m72[52A7]	R7197 RES_402 m72[71D6]	R9090 RES_805 m72[90C6]	R9090 RES_805 m72[90C6]	XW7101 SHORT_SM m72[71B2]			
		R5250 RES_402 m72[52D4]	R7199 RES_402 m72[71C7]	R9099 RES_402 m72[90C8]	R9099 RES_402 m72[90C8]	XW7102 SHORT_SM m72[71B1]			
		R5251 RES_402 m72[52D4]	R7200 RES_402 m72[72C3]	R9140 RES_402 m72[91A6]	R9140 RES_402 m72[91A6]	XW7103 SHORT_SM m72[71D2]			
		R5260 RES_402 m72[52C4]	R7201 RES_603 m72[72B3]	R9141 RES_402 m72[91B6]	R9141 RES_402 m72[91B6]	XW7104 SHORT_SM m72[71D1]			
		R5261 RES_402 m72[52C4]	R7203 RES_1206 m72[72C3]	R9142 RES_402 m72[91B6]	R9142 RES_402 m72[91B6]	XW7203 SHORT_SM m72[72C3]			
		R5270 RES_402 m72[52D2]	R7204 RES_402 m72[72C2]	R9160 RES_402 m72[91B3]	R9160 RES_402 m72[91B3]	XW7204 SHORT_SM m72[72C2]			
		R5271 RES_402 m72[52D2]	R7241 RES_603 m72[72C2]	R9161 RES_402 m72[91A3]	R9161 RES_402 m72[91A3]	XW7300 SHORT_SM m72[73B4]			
		R5280 RES_402 m72[52C2]	R7250 RES_402 m72[72C5]	R9400 RES_402 m72[94D7]	R9400 RES_402 m72[94D7]	XW7400 SHORT_SM m72[74B4]			
		R5281 RES_402 m72[52C2]	R7300 RES_402 m72[73B7]	R9402 RES_402 m72[94D7]	R9402 RES_402 m72[94D7]	XW7500 SHORT_SM m72[75C5]			
		R5290 RES_402 m72[52B2]	R7301 RES_402 m72[73B7]	R9403 RES_402 m72[94D7]	R9403 RES_402 m72[94D7]	XW7600 SHORT_SM m72[76A5]			
		R5291 RES_402 m72[52B2]	R7306 RES_1206 m72[73C7]	R9404 RES_402 m72[94C7]	R9404 RES_402 m72[94C7]	Y2800 CRYSTAL_4PIN_SM-LF m72[28C7]			
		R5309 RES_402 m72[53D7]	R7310 RES_1206 m72[73A3]	R9405 RES_402 m72[94C7]	R9405 RES_402 m72[94C7]	Y2901 CRYSTAL_5X3_2-5M m72[29C6]			
		R5339 RES_402 m72[53B7]	R7311 RES_1206 m72[73A3]	R9408 RES_402 m72[94C7]	R9408 RES_402 m72[94C7]	Y3750 CRYSTAL_SM-3-LF m72[37B5]			
		R5340 RES_402 m72[53A8]	R7312 RES_1206 m72[73A3]	R9409 RES_402 m72[94C7]	R9409 RES_402 m72[94C7]	Y4000 CRYSTAL_HC49-USMD m72[40B7]			
		R5341 RES_402 m72[53B7]	R7313 RES_1206 m72[73A3]	R9410 RES_402 m72[94D2]	R9410 RES_402 m72[94D2]	Y5020 CRYSTAL_SM-4 m72[50C8]			
		R5342 RES_402 m72[53B7]	R7321 RES_402 m72[73C5]	R9411 RES_402 m72[94D2]	R9411 RES_402 m72[94D2]	ZH500 HOLE_VIA m72[7C1]			
		R5343 RES_1206 m72[53B5]	R7323 RES_402 m72[73B5]	R9412 RES_402 m72[94D2]	R9412 RES_402 m72[94D2]	ZH501 HOLE_VIA m72[7C1]			
		R5350 RES_2512-1 m72[53C3]	R7331 RES_402 m72[73C5]	R9413 RES_402 m72[94C2]	R9413 RES_402 m72[94C2]	ZH502 HOLE_VIA m72[7C1]			
		R5351 RES_402 m72[53C3]	R7356 RES_1206 m72[73C2]	R9414 RES_402 m72[94C2]	R9414 RES_402 m72[94C2]	ZH503 HOLE_VIA m72[7C1]			
		R5352 RES_402 m72[53C2]	R7361 RES_402 m72[73C3]	R9415 RES_402 m72[94B7]	R9415 RES_402 m72[94B7]	ZH504 HOLE_VIA m72[7B1]			
		R5353 RES_402 m72[53D3]	R7371 RES_402 m72[73C3]	R9420 RES_402 m72[94D1]	R9420 RES_402 m72[94D1]	ZH505 HOLE_VIA m72[7B1]			
		R5354 RES_402 m72[53D3]	R7382 RES_402 m72[73C4]	R9421 RES_402 m72[94D1]	R9421 RES_402 m72[94D1]	ZH506 HOLE_VIA m72[7B1]			
		R5355 RES_402 m72[53D3]	R7383 RES_402 m72[73B4]	R9422 RES_402 m72[94C2]	R9422 RES_402 m72[94C2]	ZH507 HOLE_VIA m72[7B1]			
		R5370 RES_402 m72[53C7]	R7384 RES_402 m72[73B4]	R9423 RES_402 m72[94C2]	R9423 RES_402 m72[94C2]	ZH508 HOLE_VIA m72[7B1]			
		R5500 RES_402 m72[55B2]	R7390 RES_402 m72[73B2]	RP3300 RPAK4P_SM-LF m72[33C4 33C4 33C4 33C4]	RP3300 RPAK4P_SM-LF m72[33C4 33C4 33C4 33C4]	ZH509 HOLE_VIA m72[7B1]			
		R5501 RES_402 m72[55A2]	R7391 RES_402 m72[73B2]	RP3305 RPAK4P_SM-LF m72[33B4 33C4 33C4 33C4]	RP3305 RPAK4P_SM-LF m72[33B4 33C4 33C4 33C4]	ZH510 HOLE_VIA m72[7C1]			
		R5510 RES_402 m72[55B3]	R7400 RES_402 m72[74B7]	RP3310 RPAK4P_SM-LF m72[33D4 33A4 33A4 33A4]	RP3310 RPAK4P_SM-LF m72[33D4 33A4 33A4 33A4]	ZH511 HOLE_VIA m72[7C1]			
		R5511 RES_402 m72[55B3]	R7401 RES_402 m72[74B7]	RP3330 RPAK4P_SM-LF m72[33D4 33B4 33B4 33B4]	RP3330 RPAK4P_SM-LF m72[33D4 33B4 33B4 33B4]	ZH512 HOLE_VIA m72[7C1]			
		R5512 RES_402 m72[55B3]	R7406 RES_1206 m72[74C7]	RP3338 RPAK4P_SM-LF m72[33A4 33B4 33B4 33B4]	RP3338 RPAK4P_SM-LF m72[33A4 33B4 33B4 33B4]	ZH513 HOLE_VIA m72[7C1]			
		R5570 RES_402 m72[55D5]	R7421 RES_402 m72[74C5]	RP3342 RPAK4P_SM-LF m72[33B4 33C4 33C4 33C4]	RP3342 RPAK4P_SM-LF m72[33B4 33C4 33C4 33C4]	ZH514 HOLE_VIA m72[7B1]			
		R5600 RES_402 m72[56C7]	R7423 RES_402 m72[74B5]	RP3346 RPAK4P_SM-LF m72[33D4 33C4 33B4 33C4]	RP3346 RPAK4P_SM-LF m72[33D4 33C4 33B4 33C4]	ZH515 HOLE_VIA m72[7B1]			
		R5601 RES_402 m72[56A7]	R7431 RES_402 m72[74C5]	RP3354 RPAK4P_SM-LF m72[33B4 33A4 33A4 33A4]	RP3354 RPAK4P_SM-LF m72[33B4 33A4 33A4 33A4]	ZH516 HOLE_VIA m72[7B1]			
		R5602 RES_1206 m72[56D6]	R7456 RPAK4P_SM-LF m72[74C2]	RP3358 RPAK4P_SM-LF m72[33C4 33C4 33C4 33C4]	RP3358 RPAK4P_SM-LF m72[33C4 33C4 33C4 33C4]	ZH517 HOLE_VIA m72[7B1]			
		R5603 RES_805 m72[56D5]	R7461 RES_402 m72[74C4]	RP3362 RPAK4P_SM-LF m72[33A4 33C4 33C4 33C4]	RP3362 RPAK4P_SM-LF m72[33A4 33C4 33C4 33C4]	ZH518 HOLE_VIA m72[7B1]			
		R5605 RES_805 m72[56D5]	R7471 RES_402 m72[74C3]	SS000 SWI_TACT_4SM_EVQPH_S m72[50D8]	SS000 SWI_TACT_4SM_EVQPH_S m72[50D8]	ZH519 HOLE_VIA m72[7B1]			
		R5606 RES_402 m72[56D6]	R7483 RES_402 m72[74B4]	SS001 SWI_TACT_4SM_EVQPH_S m72[50C7]	SS001 SWI_TACT_4SM_EVQPH_S m72[50C7]	ZH520 HOLE_VIA m72[7C1]			
		R5607 RES_805 m72[56B5]	R7490 RES_402 m72[74B2]	M-LF	M-LF	ZH521 HOLE_VIA m72[7C1]			
		R5609 RES_805 m72[56B5]	R7491 RES_402 m72[74B2]	SC0700 SPRING_CLIP_LP_EMI_C m72[7B6]	SC0700 SPRING_CLIP_LP_EMI_C m72[7B6]	ZH522 HOLE_VIA m72[7C1]			
		R5610 RES_1206 m72[56B6]	R7500 RES_402 m72[75D5]	SC0701 SPRING_CLIP_LP_EMI_C m72[7B5]	SC0701 SPRING_CLIP_LP_EMI_C m72[7B5]	ZH523 HOLE_VIA m72[7C1]			
		R5611 RES_402 m72[56B6]	R7501 RES_402 m72[75C7]	SC0702 SPRING_CLIP_LP_EMI_C m72[7B5]	SC0702 SPRING_CLIP_LP_EMI_C m72[7B5]	ZH524 HOLE_VIA m72[7B1]			
		R5698 RES_402 m72[56A7]	R7504 RES_402 m72[75D7]	SDF0717 PCB_STANDOFF m72[7A3]	SDF0717 PCB_STANDOFF m72[7A3]	ZH525 HOLE_VIA m72[7B1]			
		R5699 RES_402 m72[56C7]	R7505 RES_402 m72[75C7]	SDF0721 PCB_STANDOFF m72[7A2]	SDF0721 PCB_STANDOFF m72[7A2]	ZH526 HOLE_VIA m72[7B1]			
		R5700 RES_402 m72[57C7]	R7506 RES_402 m72[75C7]	SDF0724 PCB_STANDOFF m72[7A6]	SDF0724 PCB_STANDOFF m72[7A6]	ZH527 HOLE_VIA m72[7B1]			
		R5701 RES_805 m72[57D5]	R7507 RES_402 m72[75D5]	SDF0726 HSK_NUT_TH m72[7A5]	SDF0726 HSK_NUT_TH m72[7A5]	ZH528 HOLE_VIA m72[7B1]			
		R5703 RES_805 m72[57D5]	R7508 RES_402 m72[75C7]	SDF0727 HSK_NUT_TH m72[7A5]	SDF0727 HSK_NUT_TH m72[7A5]	ZH529 HOLE_VIA m72[7B1]			
		R5704 RES_1206 m72[57D5]	R7510 RES_402 m72[75C4]	SDF3400 PCB_STANDOFF m72[34A5]	SDF3400 PCB_STANDOFF m72[34A5]	ZH0700 MTHOLE m72[7A3]			
		R5705 RES_402 m72[57D6]	R7521 RES_402 m72[75C1]	SDF4720 PCB_STANDOFF m72[47D2]	SDF4720 PCB_STANDOFF m72[47D2]	ZH0701 MTHOLE m72[7A3]			
		R5797 RES_402 m72[57C8]	R7522 RES_402 m72[75C1]	SDF4721 PCB_STANDOFF m72[47C1]	SDF4721 PCB_STANDOFF m72[47C1]	ZH0702 MTHOLE m72[7A3]			
		R6100 RES_402 m72[61C5]	R7539 RES_402 m72[75D6]	SDF9000 PCB_STANDOFF m72[90B7]	SDF9000 PCB_STANDOFF m72[90B7]	ZH0703 MTHOLE m72[7A2]			
		R6101 RES_402 m72[61C5]	R7551 RES_402 m72[75B5]	SDF9001 PCB_STANDOFF m72[90A7]	SDF9001 PCB_STANDOFF m72[90A7]	ZH0714 MTHOLE m72[7A4]			
		R6114 RES_402 m72[61B4]	R7556 RES_1206 m72[75C3]	SDF9800 PCB_STANDOFF m72[98D5]	SDF9800 PCB_STANDOFF m72[98D5]	ZH0715 MTHOLE m72[7A4]			
		R6130 RES_402 m72[61D6]	R7600 RES_402 m72[76C5]	SDF9801 PCB_STANDOFF m72[98D5]	SDF9801 PCB_STANDOFF m72[98D5]	ZH0718 MTHOLE m72[7A3]			
		R6191 RES_402 m72[61B6]	R7601 RES_402 m72[76A7]	SDF9803 PCB_STANDOFF m72[98B5]	SDF9803 PCB_STANDOFF m72[98B5]	ZH0719 MTHOLE m72[7A3]			
		R6193 RES_402 m72[61B3]	R7602 RES_402 m72[76A7]	SDF9804 PCB_STANDOFF m72[98B5]	SDF9804 PCB_STANDOFF m72[98B5]	ZH0720 MTHOLE m72[7A3]			
		R7000 RES_402 m72[70D8]	R7603 RES_402 m72[76A3]	SW2800 SWI_TACT_4SM_EVQPH_S m72[28A4]	SW2800 SWI_TACT_4SM_EVQPH_S m72[28A4]	ZH0722 MTHOLE m72[7A4]			
		R7001 RES_402 m72[70D8]	R7604 RES_402 m72[76A3]	T3900 XFR_LEF245A_SOI m72[39C5]	T3900 XFR_LEF245A_SOI m72[39C5]	ZH0723 MTHOLE m72[7A4]			
		R7002 RES_402 m72[70C8]	R7606 RES_402 m72[76A4]	U1400 CRESTLINE_FCBGA m72[14D4]	U1400 CRESTLINE_FCBGA m72[14D4]				
		R7003 RES_402 m72[70C8]	R7607 RES_402 m72[76A4]	U1400 CRESTLINE_FCBGA m72[15D4]	U1400 CRESTLINE_FCBGA m72[15D4]				
		R7005 RES_402 m72[70D5]	R7612 RES_402 m72[76A6]	U1400 CRESTLINE_FCBGA m72[16D5]	U1400 CRESTLINE_FCBGA m72[16D5]				
		R7006 RES_402 m72[70D5]	R7613 RES_402 m72[76D7]	U1400 CRESTLINE_FCBGA m72[17D3 17D7]	U1400 CRESTLINE_FCBGA m72[17D3 17D7]				
		R7007 RES_402 m72[70D5]	R7614 RES_402 m72[76D7]	U1400 CRESTLINE_FCBGA m72[18D3 18D7]	U1400 CRESTLINE_FCBGA m72[18D3 18D7]				
		R7010 RES_402 m72[70D7]	R7615 RES_402 m72[76D7]	U1400 CRESTLINE_FCBGA m72[19D5]	U1400 CRESTLINE_FCBGA m72[19D5]				
		R7011 RES_402 m72[70C7]	R7616 RES_402 m72[76D7]	U1400 CRESTLINE_FCBGA m72[20D4 20D7]	U1400 CRESTLINE_FCBGA m72[20D4 20D7]				
		R7013 RES_402 m72[70D7]	R7617 RES_402 m72[76D7]	U2300 SB_ICHRM_BGA m72[23D5]	U2300 SB_ICHRM_BGA m72[23D5]				
		R7014 RES_402 m72[70C7]	R7618 RES_402 m72[76D6]	U2300 SB_ICHRM_BGA m72[24B7 24D4]	U2300 SB_ICHRM_BGA m72[24B7 24D4]				
		R7018 RES_402 m72[70D7]	R7621 RES_402 m72[76C7]	U2300 SB_ICHRM_BGA m72[25D4]	U2300 SB_ICHRM_BGA m72[25D4]				
		R7019 RES_402 m72[70C7]	R7624 RES_402 m72[76C6]	U2300 SB_ICHR					