

REV	ECN	DESCRIPTION OF REVISION	CR APPD	DATE
6	0001395489	ENGINEERING RELEASED		2012-03-13

SCHEM, MLB, J30

03/12/12

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

Page	(.cna)	Contents	Sync	Date
1	1	Table of Contents	K901_MLB	02/15/2011
2	2	System Block Diagram	MASTER	02/15/2011
3	3	Revision History	K20A_MLB	03/26/2009
4	4	Revision History	K901_MLB	02/15/2011
5	5	BOM Configuration	K901_MLB	02/15/2011
6	7	FUNC TEST	K901_MLB	02/15/2011
7	8	Power Aliases	K901_MLB	02/15/2011
8	9	Signal Aliases	K901_MLB	02/15/2011
9	10	CPU DMI/PEG/FDI/RSVD	MASTER	02/15/2011
10	11	CPU CLOCK/MISC/JTAG	MASTER	02/15/2011
11	12	CPU DDR3 INTERFACES	MASTER	02/15/2011
12	13	CPU POWER	MASTER	02/15/2011
13	14	CPU GROUNDS	MASTER	02/15/2011
14	16	CPU DECOUPLING-I	JACK_J30	09/27/2011
15	17	CPU DECOUPLING-II	MASTER	02/15/2011
16	18	PCH SATA/PCIe/CLK/LPC/SPI	J31_MLB	06/13/2011
17	19	PCH DMI/FDI/PM/Graphics	J31_MLB	06/13/2011
18	20	PCH PCI/USB/TP/RSVD	J31_MLB	06/13/2011
19	21	PCH GPIO/MISC/NCTF	J31_MLB	06/13/2011
20	22	PCH POWER	J31_MLB	06/13/2011
21	23	PCH GROUNDS	J31_MLB	06/13/2011
22	24	PCH DECOUPLING	K901_MLB	02/15/2011
23	25	CPU & PCH XDP	J31_MLB	06/13/2011
24	26	Chipset Support	K901_MLB	02/15/2011
25	27	USB HUB & MUX	LINDA_J30	09/19/2011
26	28	CPU Memory S3 Support	K901_MLB	02/15/2011
27	29	DDR3 SO-DIMM Connector A	K901_MLB	02/15/2011
28	30	DDR3 Byte/Bit Swaps	K901_MLB	02/15/2011
29	31	DDR3 SO-DIMM Connector B	K901_MLB	02/15/2011
30	33	SD Card Connector	YONAS_J30	11/03/2011
31	34	DDR3/FRAMEBUF VREF MARGINING	J31_MLB	06/13/2011
32	35	X19/ALS/CAMERA CONNECTOR	K901_MLB	02/15/2011
33	36	T29 Host (1 of 2)	K901_MLB	02/15/2011
34	37	T29 Host (2 of 2)	K901_MLB	02/15/2011
35	38	T29 Power Support	K901_MLB	02/15/2011
36	39	ETHERNET PHY (CAESAR IV)	J31_MLB	06/15/2011
37	40	Ethernet Connector	K901_MLB	02/15/2011
38	41	FireWire LLC/PHY (FW643E)	K901_MLB	02/15/2011
39	42	FireWire Port & PHY Power	K901_MLB	06/23/2011
40	43	FireWire Connector	K901_MLB	02/15/2011
41	45	SATA/IR/SIL Connectors	YONAS_J30	11/08/2011
42	46	External A USB3 Connector	J31_MLB	07/08/2011
43	47	External B USB3 Connector	J31_MLB	07/08/2011
44	48	Front Flex Support	K901_MLB	02/15/2011
45	49	SMC	YONAS_J30	12/21/2011


Page	(.cna)	Contents	Sync	Date
46	50	SMC Support	YONAS_J30	01/02/2012
47	51	LPC+SPI Debug Connector	J31_MLB	06/15/2011
48	52	SMBus Connections	K901_MLB	02/15/2011
49	53	Power Sensors: Load Side	LINDA_J30	09/28/2011
50	54	Power Sensors: High Side	YONAS_J30	11/03/2011
51	55	Thermal Sensors	YONAS_J30	08/01/2011
52	56	Fan	K901_MLB	02/15/2011
53	57	WELLSRING 1	J31_MLB	07/01/2011
54	58	WELLSRING 2	JACK_J30	09/28/2011
55	59	Digital Accelerometer	K901_MLB	02/15/2011
56	61	SPI ROM	K901_MLB	02/15/2011
57	62	AUDIO: CODEC/REGULATOR	KAVITHA_J30	07/25/2011
58	64	AUDIO: DETECT/MIC BIAS	DIRK_J30	02/16/2012
59	65	AUDIO: HEADPHONE FILTER	KAVITHA_J30	07/25/2011
60	66	AUDIO: SPEAKER AMP	KAVITHA_J30	07/25/2011
61	67	AUDIO: JACK	DIRK_J30	11/10/2011
62	68	AUDIO:Jack Translators	DIRK_J30	02/20/2012
63	69	DC-In & Battery Connectors	JACK_J30	07/29/2011
64	70	PBus Supply & Battery Charger	JACK_J30	09/27/2011
65	71	System Agent Supply	JACK_J30	09/28/2011
66	72	5V/3.3V SUPPLY	JACK_J30	08/22/2011
67	73	1.5V DDR3 Supply	JACK_J30	07/28/2011
68	74	CPU IMVP7 & AXG VCore Regulator	JACK_J30	08/03/2011
69	75	CPU IMVP7 & AXG VCore Output	JACK_J30	07/28/2011
70	76	CPUVCCIO (1.05V) Power Supply	JACK_J30	09/28/2011
71	77	Misc Power Supplies	JACK_J30	07/28/2011
72	78	Power FETs	K901_MLB	02/15/2011
73	79	Power Control 1/ENABLE	K901_MLB	02/15/2011
74	80	LVDS CONNECTOR	K901_MLB	02/15/2011
75	83	DisplayPort/T29 A MUXing	K901_MLB	02/15/2011
76	84	Thunderbolt Connector A	K901_MLB	02/15/2011
77	87	LCD Backlight Driver	J31_MLB	07/08/2011
78	100	CPU Constraints	K901_MLB	02/15/2011
79	101	Memory Constraints	K901_MLB	02/15/2011
80	102	PCH Constraints 1	K901_MLB	02/15/2011
81	103	PCH Constraints 2	K901_MLB	02/15/2011
82	104	Ethernet/FW Constraints	K901_MLB	02/15/2011
83	105	T29 Constraints	K901_MLB	02/15/2011
84	106	SMC Constraints	K901_MLB	02/15/2011
85	108	Project Specific Constraints	K901_MLB	02/15/2011
86	109	PCB Rule Definitions	K901_MLB	02/15/2011

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9058	1	SCHEM,MLB,J30	SCH	CRITICAL	
820-3115	1	PCBF,MLB,J30	PCB	CRITICAL	


DRAWING TITLE=MLB ABBREV=DRAWING DATE_MODIFIED=Thu Mar 13 14:00:17 2012

DRAWING TITLE		
SCHEM,MLB,J30		
	Apple Inc.	DRAWING NUMBER 051-9058
		REVISION 6.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
		PAGE 1 OF 109
		SHEET 1 OF 86



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
System Block Diagram			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
PAGE		SHEET	
2 OF 109		2 OF 86	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

J30 POWER SYSTEM ARCHITECTURE



www.qdzbwx.com

Revision History	
Apple Inc.	DRAWING NUMBER: 051-9058
REVISION: 6.0.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 3 OF 109	SHEET: 3 OF 86

8

7

6

5

4

3

2

1

PROTO:

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Revision History			
 Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 109
		SHEET	4 OF 86

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
607-8895	CMN PTS,PCBA,MLB,J30	J30_COMMON,FET_PAIR
085-3092	J30 MLB DEVELOPMENT BOM	J30_DEVEL:ENG
607-8721	POWER FETS PAIR,FAIRCHILD,DDR,J30	DDR_POWER_FET:PAIR
607-8722	POWER FETS PAIR,FAIRCHILD,5V_S3,J30	5V_S3_POWER_FET:PAIR
607-8723	POWER FETS PAIR,FAIRCHILD,PBUS_CHARGER,J30	CHARGER_POWER_FET:PAIR
607-9309	POWER FETS PAIR,RENESAS,DDR,J30	DDR_POWER_FET:REN
607-9310	POWER FETS PAIR,RENESAS,5V_S3,J30	5V_S3_POWER_FET:REN
607-9311	POWER FETS PAIR,RENESAS,PBUS_CHARGER,J30	CHARGER_POWER_FET:REN
639-3752	PCBA,MLB,MOL,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:MOLEX,EEEE_F1YK
639-3756	PCBA,MLB,HYB,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:HYBRID,EEEE_F1YH
639-3753	PCBA,MLB,FOX,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:FOXCONN,EEEE_F1YJ
639-3755	PCBA,MLB,HYB,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:HYBRID,EEEE_F1YI
639-3751	PCBA,MLB,MOL,2.5G,J30	J30_CMNPTS,CPU_2_5GHZ,SODIMM:MOLEX,EEEE_F1YM
639-3754	PCBA,MLB,FOX,2.9G,J30	J30_CMNPTS,CPU_2_9GHZ,SODIMM:FOXCONN,EEEE_F1YQ

J30 BOM GROUPS

BOM GROUP	BOM OPTIONS
J30_COMMON	ALTERNATE,COMMON,J30_COMMON1,J30_COMMON2,J30_DEBUG:ENG,J30_PROGPARTS,T29BST:Y,TBTHV:P15V
J30_COMMON1	BATT_3S,CPOMEM_S0,USBHUB2513B,HUB_3NONREM,T29:YES,SDRV_PD,SDRV12C:MCU,AXG_PHASE1,BTPWR:S4,UV_GLUE_J30
J30_COMMON2	MIKEY,TPAD:22,RAMCFG_SLOT
J30_PROGPARTS	BOOTROM_PROG,SMC_PROG,TPAD_PROG,ENET_PROG,T29ROM:PROG,T29MCU:PROG
J30_DEVEL:ENG	BKLT:ENG,XDP_CONN,XDP_CPU:BPM,XDP_PCH,LPPLUS_CONN:YES,LOADISNS:YES,DRVREF_DAC,SOPGOOD_LSL
J30_DEVEL:PVT	LPPLUS_CONN:YES,XDP_CONN
J30_DEBUG:ENG	DEVEL_BOM,MOJO:YES,XDP,LPPLUS_R:YES,VREFDQ:M1_M3,VREFCA:LDO_DAC
J30_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,MOJO:YES,XDP,LPPLUS_R:YES,VREFDQ:M1_M3,VREFCA:LDO,USBHUB2514B
J30_DEBUG:PROD	BKLT:PROD,MOJO:YES,XDP,LPPLUS_R:YES,LOADISNS:NO,VREFDQ:M1_M3,VREFCA:LDO,USBHUB2513B

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4113	1	IC,IVB,2C,35M,1023BGA	U1000	CRITICAL	CPU_IVB_2C
337S4264	1	IVB,S ROM0,PRQ,LI,2.5,35W,2+2.1.1.3M,BGA	U1000	CRITICAL	CPU_2_5GHZ
337S4265	1	IVB,S ROM0,PRQ,LI,2.5,35W,2+2.1.25,4M,BGA	U1000	CRITICAL	CPU_2_9GHZ
337S4269	1	PANTHERPOINT,C1,SL78C,PRQ,BD2HM77	U1800	CRITICAL	
343S0534	1	IC,BCM5776580,ENET&SD,8X8	U3900	CRITICAL	
338S0753	1	IC,FW438,13448,9V01001,15M,PCI-E,12	U4100	CRITICAL	
338S1072	1	IC,T29,PRQ,S,LJ3Y,FCBGA,15x15MM,C1	U3600	CRITICAL	T29:YES
353S3055	1	IC,P13VEDP212,X2 DISPLAYPORT 2:1 MIX,QFN	U9390	CRITICAL	
946-3827	1	J30 MLB DYMAX ADHESIVE 29993-0C 0.48G	UV_GLUE_J30	CRITICAL	UV_GLUE_J30
516S0806	1	CONN,204P,SODIMM,SOCKET,DDR3,RAM,BGA,FOXCONN	J3100	CRITICAL	SODIMM:FOXCONN
516-0246	1	CONN,204P,SODIMM,DDR3,P=0.6MM,FOXCONN	J2900	CRITICAL	SODIMM:FOXCONN
516S0805	1	CONN,204P,SODIMM,SOCKET,DDR3,RAM,BGA,MOLEX	J3100	CRITICAL	SODIMM:MOLEX
516-0245	1	CONN,204P,SODIMM,DDR3,P=0.6MM,MOLEX	J2900	CRITICAL	SODIMM:MOLEX
516S0805	1	CONN,204P,SODIMM,SOCKET,DDR3,RAM,BGA,MOLEX	J3100	CRITICAL	SODIMM:HYBRID
516-0246	1	CONN,204P,SODIMM,DDR3,P=0.6MM,FOXCONN	J2900	CRITICAL	SODIMM:HYBRID

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYG]	CRITICAL	EEEE_F1YG
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYH]	CRITICAL	EEEE_F1YH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYJ]	CRITICAL	EEEE_F1YJ
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYK]	CRITICAL	EEEE_F1YK
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYL]	CRITICAL	EEEE_F1YL
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:FLYM]	CRITICAL	EEEE_F1YM

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0862	1	IC,FLASH,SERIAL,SPI,1MBIT,2V7,REV F	U3990	CRITICAL	ENET_BLANK
341S3096	1	IC,ENET,1:1MBITFLASH,CIV REV01,K9x	U3990	CRITICAL	ENET_PROG
335S0550	1	IC,EEPROM,SERIAL,SPI,4Kx8,1.8V,MLP8,LF	U3690	CRITICAL	T29ROM:BLANK
341S3430	1	IC,T29 EEPROM,LR,J30/J31	U3690	CRITICAL	T29ROM:PROG
337S3997	1	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29MCU:BLANK
341S3365	1	IC,PROGRAMMABLE,PORT MCU,K901A,K91A,K92A	U9330	CRITICAL	T29MCU:PROG
338S1098	1	IC,SMC12-A3,40MHZ/50MIPS,MCU,9x9,157BGA	U4900	CRITICAL	SMC_BLANK
341S3300	1	IC,SMC,EXTERNAL,FSB,A3,J30	U4900	CRITICAL	SMC_PROG
335S0807	1	IC,SPI,8M,50MHZ,FLASH,64MBT,8SOOP,FUSE-1	U6100	CRITICAL	BOOTROM_BLANK
335S0812	1	64 MBIT SPI,8M,50MHZ,FLASH,8SOIC8	U6100	CRITICAL	BOOTROM_BLANK
341S3558	1	IC,EPI,V00CT,J30/J31	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR,ENCODER II,CYC706803-LQMC	U4800	CRITICAL	
341S3522	1	IC,PSOC,TP/KB,J30/J31	U5701	CRITICAL	TPAD_PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
1380603	1380602		ALL	Murata alt to Samsung
15780058	15780084		ALL	Intel alt to the negative
12800303	12800303		ALL	Manufacturer alt to Sharp
13800676	13800691		ALL	Murata alt to Samsung
15200778	15200693		ALL	Cypress alt to Vishay
37600855	37601032		ALL	Diodes alt to Toshiba
37600977	37600859		ALL	Diodes alt to Toshiba
37600972	37601017		ALL	Diodes alt to Toshiba
37600937	37600845		ALL	Fairchild alt to Renesas
37600777	37600761		ALL	ADM alt to Siliconix
37600957	37600958		ALL	Fairchild alt to Fairchild
37600953	37600958		ALL	Fairchild alt to Renesas
37700107	37700126		ALL	OBSEI alt to Semtech
37100709	37100652		ALL	NSP alt to Infineon
514-0788	514-0671		ALL	Amphenol (Littell) alt to Avnet
607-9310	607-8722		ALL	Renesas alternate to Fairchild
607-9311	607-8723		ALL	Renesas alternate to Fairchild

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15201499	15200864		ALL	Collin alt to Murata
15201493	15201300		ALL	Collin alt to Murata
13800652	13800648		ALL	Samsung/Murata alt to Taiyo
13800684	13800660		ALL	Murata alt to Taiyo
15201512	15201295		ALL	Cypress alt to SMC
15201019	15201271		ALL	Cypress alt to TI
37601023	37600960		ALL	Siliconix alt to Renesas
35303312	35303055		ALL	NSP alt to Pericom
35303238	35301428		ALL	Intersil alt to TI
35303519	35302179		ALL	Intersil alt to TI
15500578	15500367		ALL	Taiyo alt to Murata
13800681	13800638		ALL	Taiyo alt to Samsung
13800671	13800673		ALL	Taiyo alt to Murata
37600903	37600796		ALL	Fairchild alt to Vishay
37700124	37700057		ALL	Amphenol alt to TI
34103492	34103096		ALL	Murata alt to Avnet (EMT ROM)
37601053	37600604		ALL	Diodes alt to Fairchild
37601076	37600634		ALL	Diodes alt to murata

Sub BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-3092	1	J30 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-8895	1	CMN PTS,PCBA,MLB,J30	CMNPTS	CRITICAL	J30_CMNPTS
607-8721	1	POWER_FETS PAIR,FAIRCHILD,DDR,J30	CSET1	CRITICAL	FET_PAIR
607-8722	1	POWER_FETS PAIR,FAIRCHILD,5V_S3,J30	CSET2	CRITICAL	FET_PAIR
607-8723	1	POWER_FETS PAIR,FAIRCHILD,PBUS_CHARGER,J30	CSET3	CRITICAL	FET_PAIR

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
BOM Configuration			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	5 OF 109	
	SHEET	5 OF 86	

Functional Test Points

Fan Connectors
TRUE PP5V_S0
TRUE FAN_RT_PWM
TRUE FAN_RT_TACH
(NEED TO ADD 1 GND TP)

MIC FUNC_TEST
TRUE BI_MIC_LO
TRUE BI_MIC_HI
TRUE BI_MIC_SHIELD
(NEED TO ADD 1 GND TP)

SPEAKER FUNC_TEST
TRUE SPKRAMP_L_N_OUT
TRUE SPKRAMP_L_P_OUT
TRUE SPKRAMP_R_N_OUT
TRUE SPKRAMP_R_P_OUT
TRUE SPKRAMP_SUB_N_OUT
TRUE SPKRAMP_SUB_P_OUT

LVDS FUNC_TEST
TRUE PP3V3_LCDVDD_SW_F
TRUE PP3V3_S0_LCD_F
TRUE PPVOUT_SW_LCDBKLT
TRUE LVDS_DDC_CLK
TRUE LVDS_DDC_DATA
TRUE LVDS_IG_A_DATA_N<0>
TRUE LVDS_IG_A_DATA_P<0>
TRUE LVDS_IG_A_DATA_N<1>
TRUE LVDS_IG_A_DATA_P<1>
TRUE LVDS_IG_A_DATA_N<2>
TRUE LVDS_IG_A_DATA_P<2>
TRUE LVDS_CONN_A_CLK_F_N
TRUE LVDS_CONN_A_CLK_F_P
TRUE LED_RETURN_1
TRUE LED_RETURN_2
TRUE LED_RETURN_3
TRUE LED_RETURN_4
TRUE LED_RETURN_5
TRUE LED_RETURN_6
(NEED TO ADD 5 GND TP)

SATA ODD CONN
TRUE PP5V_SW_ODD
TRUE SMC_ODD_DETECT
TRUE SATA_ODD_D2R_C_P
TRUE SATA_ODD_D2R_C_N
TRUE SATA_ODD_R2D_P
TRUE SATA_ODD_R2D_N
TRUE SMC_SSD_TEMP_CTL_R
TRUE HDD_OOB_TEMP
(NEED TO ADD 3 GND TP)

SATA HDD/IR/SIL
TRUE PP5V_S0_HDD_FLT
TRUE SATA_HDD_R2D_P
TRUE SATA_HDD_R2D_N
TRUE SATA_HDD_D2R_C_P
TRUE SATA_HDD_D2R_C_N
TRUE SYS_LED_ANODE_R
TRUE IR_RX_OUT
TRUE SMC_SSD_THROTTLE_R
TRUE PP5V_S3_IR_R
(NEED TO ADD 3 GND TP)

BATT POWER CONN
TRUE SMBUS_SMC_5_G3_SCL
TRUE SMBUS_SMC_5_G3_SDA
TRUE SYS_DETECT_L
TRUE PPVBAT_G3H_CONN
(NEED TO ADD 5 GND TP)

BIL CONN
TRUE PP3V42_G3H
TRUE SMBUS_SMC_5_G3_SCL
TRUE SMBUS_SMC_5_G3_SDA
TRUE SMC_BIL_BUTTON_L
TRUE SMC_LID_R
(NEED TO ADD 2 GND TP)

X19 CONN
TRUE PP3V3_WLAN
TRUE PCIE_AP_D2R_PI_P
TRUE PCIE_AP_D2R_PI_N
TRUE PCIE_AP_R2D_P
TRUE PCIE_AP_R2D_N
TRUE PCIE_CLK100M_AP_CONN_P
TRUE PCIE_CLK100M_AP_CONN_N
TRUE PP3V3_S3RS4_BT_F
TRUE PCIE_WAKE_L
TRUE USB_BT_CONN_P
TRUE USB_BT_CONN_N
TRUE AP_CLKREQ_Q_L
TRUE AP_RESET_CONN_L
TRUE AP_TEMP_SMB_SDA_R
TRUE AP_TEMP_SMB_SCL_R
TRUE WIFI_EVENT_L_R
(NEED TO ADD 5 GND TP)

IPD_FLEX_CONN
TRUE PP3V3_S4
TRUE PP18V5_Z2
TRUE Z2_CS_L
TRUE Z2_DEBUG3
TRUE Z2_MOS1
TRUE Z2_MISO
TRUE Z2_SCLK
TRUE Z2_BOOST_EN
TRUE Z2_HOST_INTN
TRUE Z2_CLKIN
TRUE Z2_KEY_ACT_L
TRUE Z2_RESET
TRUE PSOC_MISO
TRUE PSOC_MOSI
TRUE PSOC_SCLK
TRUE SMBUS_SMC_2_S3_SCL
TRUE SMBUS_SMC_2_S3_SDA
TRUE PSOC_F_CS_L
TRUE PICKB_L
TRUE PP5V_S5_CUMULUS
(NEED TO ADD 2 GND TP)

KEYBOARD CONN
TRUE PP3V3_S4
TRUE PP3V42_G3H
TRUE WS_KBD1
TRUE WS_KBD2
TRUE WS_KBD3
TRUE WS_KBD5
TRUE WS_KBD6
TRUE WS_KBD7
TRUE WS_KBD8
TRUE WS_KBD9
TRUE WS_KBD10
TRUE WS_KBD11
TRUE WS_KBD12
TRUE WS_KBD13
TRUE WS_KBD14
TRUE WS_KBD15_CAP
TRUE WS_KBD16_NUM
TRUE WS_KBD17
TRUE WS_KBD18
TRUE WS_KBD19
TRUE WS_KBD20
TRUE WS_KBD21
TRUE WS_KBD22
TRUE WS_KBD23
TRUE WS_KBD_ONOFF_L
TRUE WS_LEFT_SHIFT_KBD
TRUE WS_LEFT_OPTION_KBD
TRUE WS_CONTROL_KBD
(NEED TO ADD 2 GND TP)

KBD BACKLIGHT CONN
TRUE KBDLED_ANODE
TRUE SMC_KBDLED_PRESENT_L
(NEED TO ADD 1 GND TP)

CAMERA/ALS CONN
TRUE PP5V_S3_ALSCAMERA_F
TRUE SMBUS_SMC_2_S3_SCL
TRUE SMBUS_SMC_2_S3_SDA
TRUE USB_CAMERA_CONN_P
TRUE USB_CAMERA_CONN_N
(NEED TO ADD 2 GND TP)

DEBUG VOLTAGE
TRUE PPVOCORE_S0_CPU
TRUE PPVOCORE_S0_AXG
TRUE PP1V2_S3_ENET_INTREG
TRUE PP1V05_S0
TRUE PP1V5_S3RS0
TRUE PP1V8_S0
TRUE PP3V3_S0
TRUE PP5V_S0
TRUE PP3V3_S3
TRUE PP5V_S3
TRUE PPVCCSA_S0_CPU
TRUE PP3V3_S5
TRUE PP3V42_G3H
TRUE PPBUS_G3H
TRUE PP3V3_ENET
TRUE PP3V3_WLAN
TRUE PP5V_SW_ODD
TRUE PP5V_S0_HDD_FLT
TRUE PP18V5_Z2
TRUE PP3V3_S0_LCD_F
TRUE PP3V3_LCDVDD_SW_F
TRUE PP4V5_AUDIO_ANALOG
TRUE PP1V5_S3
TRUE SMC_PM_G2_EN
TRUE PM_SLP_S4_L
TRUE PM_SLP_S3_L
(NEED TO ADD 6 GND TP)

DC POWER CONN
TRUE PP18V5_DCIN_FUSE
TRUE ADAPTER_SENSE
(NEED TO ADD 4 GND TP)

LPC+SPI DEBUG CONN
TRUE LEC_AD<0>
TRUE LEC_AD<1>
TRUE LEC_AD<2>
TRUE LEC_AD<3>
TRUE LPC_CLK33M_LPCPLUS
TRUE LPC_FRAME_L
TRUE LPC_PWRDWN_L
TRUE LPC_SERIRO
TRUE LPCPLUS_GPIO
TRUE LPCPLUS_RESET_L
TRUE PM_CLKRUN_L
TRUE PP3V42_G3H
TRUE PP5V_S0
TRUE SMC_RX_L
TRUE SMC_TCK
TRUE SMC_TDI
TRUE SMC_TDO
TRUE SMC_TMS
TRUE SMC_TX_L
TRUE SPI_ALT_CLK
TRUE SPI_ALT_CS_L
TRUE SPI_ALT_MISO
TRUE SPI_ALT_MOSI
TRUE SPIROM_USE_MLB
(NEED TO ADD 2 GND TP)

NC NO_TESTS
TP CRT_IG_BLUE
TP CRT_IG_GREEN
TP CRT_IG_RED
TP CRT_IG_DDC_CLK
TP CRT_IG_DDC_DATA
TP CRT_IG_HSYNC
TP CRT_IG_VSYNC
TP LVDS_IG_CTRL_CLK
TP LVDS_IG_CTRL_DATA
TP PCH_LVDS_VBG

TP HDA_SDN1
TP HDA_SDN2
TP HDA_SDN3
TP PCI_PME_L
TP PCI_CLK33M_OUT3
TP CLINK_CLK
TP CLINK_DATA
TP CLINK_RESET_L
TP PCIE_CLK100M_PEBN
TP PCIE_CLK100M_PEBP
TP FW643_SDA
TP FW643_SM
TP FW643_TCK
TP FW643_TMS
TP FW643_FW620_L
TP FW643_VBUF
TP FW643_OCR10_CTL
TP FW643_AVREG
TP FW643_TDI

TP XDP_PCH_OBSFN_A<0..1>
TP XDP_PCH_OBSFN_B<0..1>
TP XDP_PCH_OBSFN_D<0..1>
TP XDP_PCH_HOOK4
TP XDP_PCH_HOOK5

TP PCH_GPIO64_CLKOUTFLEX0
TP PCH_GPIO65_CLKOUTFLEX1
TP PCH_GPIO66_CLKOUTFLEX2
TP PCH_GPIO67_CLKOUTFLEX3

NC NO_TESTS
NC FW2_TBPB
NC FW2_TBPN
NC FW2_TBIAS
NC FW2_TPAP
NC FW2_TPAN
NC FW0_TBPB
NC FW0_TBPN
NC FW0_TPAP

XDP_PCH_AP_PWR_EN
XDP_PCH_USB_HUB_SOFT_RST_L
XDP_PCH_SDCONN_STATE_RST_L
XDP_PCH_ENET_PWR_EN
XDP_PCH_SDCONN_DET_L
XDP_PCH_S5_PWRGD
XDP_PCH_PWRBTN_L
XDP_PCH_ISOLATE_CPU_MEM_L
XDP_FW_CLKREQ_L
XDP_AP_CLKREQ_L
XDP_PCH_AUD_IPHS_SWITCH_EN

TP SDVO_TVCLKINN
TP SDVO_TVCLKINP
TP SDVO_STALLN
TP SDVO_STALLP
TP SDVO_INTN
TP SDVO_INTP

NC EDP_TXP<0..3>
NC EDP_TYN<0..3>
NC EDP_TXN<0..3>
NC EDP_AUXP
NC EDP_AUXN
NC CPU_THERMDA
NC CPU_THERMDC
NC CPU_RSVD<30..45>
NC CPU_RSVD<8..27>

NC PEG_R2D_CP<0..7>
NC PEG_R2D_CN<0..7>
NC PEG_D2RP<0..7>
NC PEG_D2RN<0..7>
NC PEG_R2D_CP<8..11>
NC PEG_R2D_CN<8..11>
NC PEG_D2RP<8..11>
NC PEG_D2RN<8..11>

TP PCIE_CLK100M_PE4N
TP PCIE_CLK100M_PE4P
TP PCIE_CLK100M_PE5N
TP PCIE_CLK100M_PE5P
TP PCIE_CLK100M_PE6N
TP PCIE_CLK100M_PE6P
TP PCIE_CLK100M_PE7N
TP PCIE_CLK100M_PE7P
TP PSOC_P1_3

TP SATA_C_D2RN
TP SATA_C_D2RP
TP SATA_C_R2D_CN
TP SATA_C_R2D_CP
TP SATA_D_D2RN
TP SATA_D_D2RP
TP SATA_D_R2D_CN
TP SATA_D_R2D_CP
TP SATA_E_D2RN
TP SATA_E_D2RP
TP SATA_E_R2D_CN
TP SATA_E_R2D_CP
TP SATA_F_D2RN
TP SATA_F_D2RP
TP SATA_F_R2D_CN
TP SATA_F_R2D_CP


TP TBT_MONDC0
TP TBT_MONDC1
TP TBT_MONOBSP
TP TBT_MONOBSN
TP DP_T29SRC_ML_CP<0..3>
TP DP_T29SRC_ML_CN<0..3>
TP DP_T29SRC_AUXCH_CP
TP DP_T29SRC_AUXCH_CN
TP T29_PCIE_RESET0_L
TP T29_PCIE_RESET1_L
TP T29_PCIE_RESET2_L
TP T29_PCIE_RESET3_L

PCH_VSS_NCTF<1>
PCH_VSS_NCTF<2>
PCH_VSS_NCTF<5>
PCH_VSS_NCTF<9>
PCH_VSS_NCTF<11>
PCH_VSS_NCTF<12>

TP LVDS_IG_B_CLKN
TP LVDS_IG_B_CLKP
TP LVDS_IG_BKL_PWM
SMC_BS_ALERT_L


SYNC_MASTER=K901_MLS
PAGE 1/1/16

FUNC TEST
Apple Inc.
DRAWING NUMBER 051-9058
REVISION 6.0.0
PAGE 7 OF 109
6 OF 86




SYNC MASTER=K901 MLS		SYNC DATE=02/15/2011	
Power Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
051-9058		D	
REVISION		BRANCH	
6.0.0		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
PAGE		PAGE	
8 OF 109		PAGE	
SHEET		SHEET	
7 OF 86		SHEET	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED






CPU signals

26	MEMVTT_EN	==	DDRVTT_EN	26	47
81	DP_EXTA_ML_C_P<3..0>	==	TP_DP_IG_B_MLNC<3..0>	17	17
81	DP_EXTA_ML_C_N<3..0>	==	TP_DP_IG_B_MLNC<3..0>	17	17
81	DP_EXTA_AUXCH_C_P	==	DPA_IG_AUX_CH_P	17	17
81	DP_EXTA_AUXCH_C_N	==	DPA_IG_AUX_CH_N	17	17
19	FW_PLUG_DET_L	==	FW_PME_L	19	39
39	FW643_WAKE_L	==	FW_PME_L	39	39
16	TP_SMC_EXCARD_PWR_EN	==	SMC_EXCARD_PWR_EN	16	16
16	PCIE_EXCARD_D2R_N	==	NC_PCIE_EXCARD_D2RN	16	16
16	PCIE_EXCARD_D2R_P	==	NC_PCIE_EXCARD_D2RP	16	16
16	PCIE_EXCARD_R2D_C_N	==	NC_PCIE_EXCARD_R2D_CN	16	16
16	PCIE_EXCARD_R2D_C_P	==	NC_PCIE_EXCARD_R2D_CP	16	16
81	PCIE_CLK100M_EXCARD_N	==	NC_PCIE_CLK100M_EXCARDN	81	16
81	PCIE_CLK100M_EXCARD_P	==	NC_PCIE_CLK100M_EXCARDP	81	16
16	PCIE_PCH_D2R_N<5..8>	==	NC_PCIE_PCH_D2RN<5..8>	16	16
16	PCIE_PCH_D2R_P<5..8>	==	NC_PCIE_PCH_D2RP<5..8>	16	16
16	PCIE_PCH_R2D_C_N<5..8>	==	NC_PCIE_PCH_R2D_CN<5..8>	16	16
16	PCIE_PCH_R2D_C_P<5..8>	==	NC_PCIE_PCH_R2D_CP<5..8>	16	16
81	PEG_CLK100M_P	==	NC_PEG_CLK100MP	81	16
81	PEG_CLK100M_N	==	NC_PEG_CLK100MN	81	16
16	TP_PCH_CLKOUT_DPN	==	TRUE	16	16
16	TP_PCH_CLKOUT_DPP	==	TRUE	16	16



T29 DP Ports

17	DPB_IG_HPD	==	DP_T29SNK0_HPD	33	33
17	TP_DP_IG_C_MLNC<3..0>	==	DP_T29SNK0_ML_C_P<3..0>	33	33
17	TP_DP_IG_C_MLNC<3..0>	==	DP_T29SNK0_ML_C_N<3..0>	33	33
17	DPB_IG_AUX_CH_P	==	DP_T29SNK0_AUXCH_C_P	33	33
17	DPB_IG_AUX_CH_N	==	DP_T29SNK0_AUXCH_C_N	33	33
17	TP_DP_IG_D_HPD	==	DP_T29SNK1_HPD	33	33
17	TP_DP_IG_D_MLNC<3..0>	==	DP_T29SNK1_ML_C_P<3..0>	33	33
17	TP_DP_IG_D_MLNC<3..0>	==	DP_T29SNK1_ML_C_N<3..0>	33	33
17	TP_DP_IG_D_AUXP	==	DP_T29SNK1_AUXCH_C_P	33	33
17	TP_DP_IG_D_AUXN	==	DP_T29SNK1_AUXCH_C_N	33	33
17	NC_BCM57765_CE_L_MS_INS_L	==	BCM57765_CE_L_MS_INS_L	17	80
6	TP_LVDS_IG_B_CLKP	==	LVDS_IG_B_CLK_P	17	80
6	TP_LVDS_IG_B_CLKN	==	LVDS_IG_B_CLK_N	17	80
17	NC_LVDS_IG_B_DATAP<0..3>	==	LVDS_IG_B_DATA_P<0..3>	17	80
17	NC_LVDS_IG_B_DATAN<0..3>	==	LVDS_IG_B_DATA_N<0..3>	17	80
17	NC_LVDS_IG_A_DATAP<3>	==	LVDS_IG_A_DATA_P<3>	17	80
17	NC_LVDS_IG_A_DATAN<3>	==	LVDS_IG_A_DATA_N<3>	17	80
74	LVDS_DDC_CLK	==	LVDS_IG_DDC_CLK	17	17
74	LVDS_DDC_DATA	==	LVDS_IG_DDC_DATA	17	17
77	LCD_BKLT_PWM	==	LVDS_IG_BKLT_PWM	17	17
74	LCD_IG_PWR_EN	==	LVDS_IG_PANEL_PWR	17	17
77	LCD_BKLT_EN	==	LVDS_IG_BKLT_ON	17	17



USB Signals

80	USB_BT_N	==	USBHUB_DN1_N	25	25
80	USB_BT_P	==	USBHUB_DN1_P	25	25
80	USB_TPAD_N	==	USBHUB_DN3_N	25	25
80	USB_TPAD_P	==	USBHUB_DN3_P	25	25
80	USB_IR_N	==	USBHUB_DN2_N	25	25
80	USB_IR_P	==	USBHUB_DN2_P	25	25
80	USB_SMC_N	==	NC_USB_SMCN	18	80
80	USB_SMC_P	==	NC_USB_SMCP	18	80
18	NC_USB_EXTD_EHCIN	==	USB_EXTD_EHCI_N	18	80
18	NC_USB_EXTD_EHCIP	==	USB_EXTD_EHCI_P	18	80
18	NC_USB_EXTCN	==	USB_EXTC_N	18	80
18	NC_USB_EXTCP	==	USB_EXTC_P	18	80
18	NC_USB3_EXTXN	==	USB3_EXTX_TX_N	18	80
18	NC_USB3_EXTXP	==	USB3_EXTX_TX_P	18	80
18	NC_USB3_EXTRXN	==	USB3_EXTX_RX_N	18	80
18	NC_USB3_EXTRXP	==	USB3_EXTX_RX_P	18	80
18	NC_USB_EXTD_XHCIN	==	USB_EXTD_XHCI_N	18	80
18	NC_USB_EXTD_XHCIP	==	USB_EXTD_XHCI_P	18	80
9	TP_CPU_THERMDP	==	CPU_THERMD_P	9	85
9	TP_CPU_THERMDN	==	CPU_THERMD_N	9	85
9	TP_CPU_VTT_SELECT	==	CPU_VTTSELECT	9	85

Unused T29 Ports

33	T29_D2R_P<2..3>	==	NC_T29_D2RP<2..3>	33	33
33	T29_D2R_N<2..3>	==	NC_T29_D2RN<2..3>	33	33
33	T29_R2D_C_P<2..3>	==	NC_T29_R2D_CP<2..3>	33	33
33	T29_R2D_C_N<2..3>	==	NC_T29_R2D_CN<2..3>	33	33
33	T29_LSEO<2>	==	T29_LSEO<2>	33	33
33	T29_LSEO<3>	==	T29_LSEO<3>	33	33

Digital Ground

MIN_LANE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.2MM
VOLTAGE=0V

TBT JTAG

23	JTAG_ISP_TCK	==	JTAG_TBT_TCK	23	33
19	JTAG_ISP_TDI	==	JTAG_TBT_TDI	19	33
19	JTAG_ISP_TDO	==	JTAG_TBT_TDO	19	33


Unused PGOOD signal

TP_P1V5S3RS0_RAMP_DONE	==	P1V5S3RS0_RAMP_DONE	17	17
TP_DDRREG_PGOOD	==	DDRREG_PGOOD	47	47

Signal Aliases

Apple Inc.	DRAWING NUMBER	051-9058	SIZE	D
	REVISION	6.0.0		
	PAGE	9 OF 109		
	SHEET	8 OF 86		

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I I NOT TO REPRODUCE OR COPY IT
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I I V ALL RIGHTS RESERVED



NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

OMIT_TABLE CRITICAL

OMIT_TABLE CRITICAL

MIN_LINE_WIDTH=0.3 MM
MIN_SPACE_WIDTH=0.2 MM
VOLTAGE=0.75V


MIN_LINE_WIDTH=0.3 MM
MIN_SPACE_WIDTH=0.2 MM
VOLTAGE=0.75V

Intel Doc 467283 ChiefRiver Platform design guide rev0.71 section 2.2.12 recommendation.

NOTE: eDP_COMPIO and eDP_ICOMPO can not be left floating even if internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP_HPD processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor. (refer to latest Processor for DC specifications).

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.




These can be placed close to J2500 and Only for debug access


FOR IYVBRIDGE PROCESSOR

CFG [7] : PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] : PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] : eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] : PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] : PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED


SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU DMI/PEG/FDI/RSVD			
Apple Inc.		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	10 OF 109
		SHEET	9 OF 86




SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
CPU CLOCK/MISC/JTAG			
DRAWING NUMBER		051-9058	
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		11 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		10 OF 86	
IV ALL RIGHTS RESERVED			



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU DDR3 INTERFACES			
	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		12 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		11 OF 86	




SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		13 OF 109	
		SHEET	
		12 OF 86	



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU GROUNDS			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 109
		SHEET	13 OF 86

CPU VCORE DECOUPLING

Intel recommendation (Section 6.2): 35x 2.2uF, 25x 22uF, 4x 470uF




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0691	16	CAP, CER, XSR, 22UF, 20V, 6.3V, 0603, HANSHUNG	C1655, C1660, C1661, C1664, C1666, C1667, C1670, C1677, C1678, C1679, C1672, C1678, C1679, C1672, C1678, C1679, C1672, C1678, C1679	CRITICAL	


CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF

Place on bottom side of U1000



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




Note: The smallest 10mOhm available in the library are 0805s

CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

Place near U1000 on top side



CPU VCCPLL Low pass filter

SYNC MASTER=JACK J30		SYNC DATE=09/27/2011	
CPU DECOUPLING-I			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY INFORMATION: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	16 OF 109
		SHEET	14 OF 86


VAXG DECOUPLING

Intel recommendation (section 6.3): 21x 1uF, 6x 10uF, 6x 22uF, 2x 470uF


12 9 7 =PPVCORE_S0_CPU_VCCAXG

PLACEMENT_NOTE (C1700-C1710):


Place on bottom side of U1000



PLACEMENT_NOTE (C1711-C1716):




PLACEMENT_NOTE (C1717-C1722):



PLACEMENT_NOTE (C1723-C1724):

Place near inductors on bottom side.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0691	6	CAP, CER, XSR, 22UF, 20V, 6.3V, 0603, SAMSUNG	C1717, C1718, C1719, C1720, C1721, C1722	CRITICAL	


CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.5): 10x 1uF, 8x 10uF, 1x 330uF



26 12 10 7 =PP1V5_S3_CPU_VCCDDR

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000



Place close to U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 6x 1uF, 5x 10uF, 1x 330uF


PLACEMENT_NOTE (C1758-C1762):

12 7 =PPVCCSA_S0_CPU

Place on bottom side of U1000



SYNC MASTER=MASTER		SYNC DATE=02/15/2011	
PAGE TITLE			
CPU DECOUPLING-II			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		17 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		15 OF 86	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.


Unused clock terminations for FCIM Mode

81 16	PCH CLK96M DOT P	R1891	10K	1	2	5%	1/20W	MP	201		
81 16	PCH CLK96M DOT N	R1892	10K	1	2	5%	1/20W	MP	201		
81 16	PCH CLK100M SATA P	R1893	10K	1	2	5%	1/20W	MP	201		
81 16	PCH CLK100M SATA N	R1894	10K	1	2	5%	1/20W	MP	201		
81 16	PCIe CLK100M PCH N	R1895	10K	1	2	5%	1/20W	MP	201		
81 16	PCIe CLK100M PCH P	R1896	10K	1	2	5%	1/20W	MP	201		
81 16	PCH CLK14P3M REFCLK	R1897	10K	1	2	5%	1/20W	MP	201		
16	PCH CLKIN GNDP1	R1870	10K	1	2	5%	1/20W	MP	201		
16	PCH CLKIN GNDN1	R1871	10K	1	2	5%	1/20W	MP	201		

Apple Inc. logo and text: Apple Inc. DRAWING NUMBER: 051-9058 D. REVISION: 6.0.0. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED. SYNC MASTER=J31 MLB SYNC DATE=06/13/2011. PAGE TITLE: PCH SATA/PCIe/CLK/LPC/SPI. DRAWING NUMBER: 051-9058 D. REVISION: 6.0.0. PAGE: 18 OF 109. SHEET: 16 OF 86.



SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PAGE TITLE			
PCH DMI/FDI/PM/Graphics			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
19 OF 109		17 OF 86	





OMIT_TABLE

Pin	Label	Usage
AX7	RSVD1	XNC
AX7	RSVD2	XNC
AU3	RSVD3	XNC
BG4	RSVD4	XNC
AT10	RSVD5	XNC
BC8	RSVD6	XNC
AU2	RSVD7	XNC
AT4	RSVD8	XNC
AT3	RSVD9	XNC
AT1	RSVD10	XNC
AY3	RSVD11	XNC
AT5	RSVD12	XNC
AV3	RSVD13	XNC
AV1	RSVD14	XNC
BB1	RSVD15	XNC
BA3	RSVD16	XNC
BB5	RSVD17	XNC
BB3	RSVD18	XNC
BB7	RSVD19	XNC
BB8	RSVD20	XNC
BD4	RSVD21	XNC
BF6	RSVD22	XNC
AV5	RSVD23	XNC
AV10	RSVD24	XNC
AT8	RSVD25	XNC
AY5	RSVD26	XNC
BA2	RSVD27	XNC
AT12	RSVD28	XNC
BF3	RSVD29	XNC


SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PCH PCI/USB/TP/RSVD			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	20 OF 109
		SHEET	18 OF 86
		SIZE	D

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H


Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
 Systems with chip-down memory should add pull-downs on another page and set straps per software.





SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PAGE TITLE: PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER: 051-9058	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION: 6.0.0	BRANCH:
		PAGE: 21 OF 109	SHEET: 19 OF 86




SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PCH POWER			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	22 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	20 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J31 MLB		SYNC DATE=06/13/2011	
PCH GROUNDS			
 Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 109
		SHEET	21 OF 86



PAGE TITLE		PCH DECOUPLING	
DRAWING NUMBER		051-9058	SIZE D
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		24 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		22 OF 86	
IV ALL RIGHTS RESERVED			



CPU Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

PCH Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

(R2560-R2563)
XDP_CPU:BPM

XDP BPM L<4>	R2560	0	1	2	5%	1/20W	MF	201
XDP BPM L<5>	R2561	0	1	2	5%	1/20W	MF	201
XDP BPM L<6>	R2562	0	1	2	5%	1/20W	MF	201
XDP BPM L<7>	R2563	0	1	2	5%	1/20W	MF	201

(R2564-R2567)
XDP_CPU:CFG

CPU CFG<12>	R2564	0	1	2	5%	1/20W	MF	201
CPU CFG<13>	R2565	0	1	2	5%	1/20W	MF	201
CPU CFG<14>	R2566	0	1	2	5%	1/20W	MF	201
CPU CFG<15>	R2567	0	1	2	5%	1/20W	MF	201

XDP

CPU PWRGD	R2500	1K	1	2	5%	1/20W	MF	201
PM PWRBTN L	R2502	0	1	2	5%	1/20W	MF	201
CPU CFG<0>	R2501	1K	1	2	5%	1/20W	MF	201
PM PCH SYS PWROK	R2504	330	1	2	5%	1/20W	MF	201

(R2520-R2537)
XDP PCH SIGNALS

XDP DA0 USB EXTA OC L	R2520	33	1	2	5%	1/20W	MF	201
XDP DA1 USB EXTB OC L	R2521	33	1	2	5%	1/20W	MF	201
XDP DA2 USB EXTC OC L	R2522	33	1	2	5%	1/20W	MF	201
XDP DA3 USB EXTD OC L	R2523	33	1	2	5%	1/20W	MF	201
XDP DB0 USB EXTB OC EHCI L	R2524	33	1	2	5%	1/20W	MF	201
XDP DB1 USB EXTD OC EHCI L	R2525	33	1	2	5%	1/20W	MF	201
XDP DB2 AP PWR EN	R2526	33	1	2	5%	1/20W	MF	201
XDP DB3 SDCONN STATE CHANGE	R2527	33	1	2	5%	1/20W	MF	201
XDP FC0	R2528	33	1	2	5%	1/20W	MF	201
XDP FC1	R2529	33	1	2	5%	1/20W	MF	201
XDP DC0 ISOLATE CPU MEM L	R2530	33	1	2	5%	1/20W	MF	201
XDP DC1 MXM GOOD	R2531	33	1	2	5%	1/20W	MF	201
XDP DC2 DP AUXCH ISOL	R2532	33	1	2	5%	1/20W	MF	201
XDP DC3 SATARDVR EN	R2533	33	1	2	5%	1/20W	MF	201
XDP DD0 DP GPU TBT SEL	R2534	33	1	2	5%	1/20W	MF	201
XDP DD1 JTAG ISP TCK	R2535	33	1	2	5%	1/20W	MF	201
XDP DD2 AUD IPHS SWITCH EN	R2536	33	1	2	5%	1/20W	MF	201
XDP DD3 ENET LOW PWR	R2537	33	1	2	5%	1/20W	MF	201

PCH/XDP Signal Isolation Notes:
- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
- 'Output' non-XDP signals require pulls.
- 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

XDP

ALL SYS PWRGD	R2584	1K	1	2	5%	1/20W	MF	201
PM PWRBTN L	R2585	0	1	2	5%	1/20W	MF	201

XDP

TP XDP PCH OBSFN A<0>	OBSFN_A0							
TP XDP PCH OBSFN A<1>	OBSFN_A1							
XDP DA0 USB EXTA OC L	OBSDATA_A0							
XDP DA1 USB EXTB OC L	OBSDATA_A1							
XDP DA2 USB EXTC OC L	OBSDATA_A2							
XDP DA3 USB EXTD OC L	OBSDATA_A3							
TP XDP PCH OBSFN B<0>	OBSFN_B0							
TP XDP PCH OBSFN B<1>	OBSFN_B1							
XDP DB0 USB EXTB OC EHCI L	OBSDATA_B0							
XDP DB1 USB EXTD OC EHCI L	OBSDATA_B1							
XDP DB2 AP PWR EN	OBSDATA_B2							
XDP DB3 SDCONN STATE CHANGE	OBSDATA_B3							
XDP PCH S5 PWRGD	PWRGD/HOOK0							
XDP PCH PWRBTN L	HOOK1							
TP XDP PCH HOOK2	VCC_OBS_AB							
TP XDP PCH HOOK3	HOOK2							
SMBUS XDP SDA	SDA							
SMBUS XDP SCL	SCL							
XDP PCH TCK	TCK1							
	TCK0							

XDP

XDP CPU TDO	R2510	51	2	5%	1/20W	MF	201
XDP CPU TDI	R2511	51	2	5%	1/20W	MF	201
XDP CPU TMS	R2512	51	2	5%	1/20W	MF	201
XDP CPU TCK	R2513	51	2	5%	1/20W	MF	201
XDP CPU TRST L	R2514	51	2	5%	1/20W	MF	201

XDP

ITPCLK/HOOK4	R2515	0	1	2	5%	1/20W	MF	201
ITPCLK/HOOK5	R2516	0	1	2	5%	1/20W	MF	201
XDP CPU CLK100M P								
XDP CPU CLK100M N								
XDP CPU RESET L	R2505	1K	1	2	5%	1/20W	MF	201

PCH SIGNALS

XDP DA0 PCH GPIO059 USB EXTA OC L	R2590	0	1	2	5%	1/20W	MF	201
XDP DA1 PCH GPIO040 USB EXTB OC L	R2591	0	1	2	5%	1/20W	MF	201
XDP DB2 PCH GPIO10 AP PWR EN	R2596	0	1	2	5%	1/20W	MF	201
XDP DB3 PCH GPIO14 SDCONN STATE CHANGE	R2597	0	1	2	5%	1/20W	MF	201
XDP DC3 PCH GPIO19 SATARDVR EN	R2573	0	1	2	5%	1/20W	MF	201
XDP DC0 PCH GPIO28 ISOLATE CPU MEM L	R2570	0	1	2	5%	1/20W	MF	201
XDP DC2 PCH GPIO21 DP AUXCH ISOL	R2572	0	1	2	5%	1/20W	MF	201
XDP FC0 PCH GPIO15 MEM VDD SEL 1V5 L	R2574	0	1	2	5%	1/20W	MF	201
XDP DD1 PCH GPIO37 JTAG ISP TCK	R2575	0	1	2	5%	1/20W	MF	201
XDP DD2 PCH GPIO16 AUD IPHS SWITCH EN PCH	R2576	0	1	2	5%	1/20W	MF	201
XDP DD3 PCH GPIO49 ENET LOW PWR PCH	R2577	0	1	2	5%	1/20W	MF	201

Non-XDP Signals


USB EXTA OC L								
USB EXTB OC L								
AP PWR EN								
SDCONN STATE CHANGE								
SATARDVR EN								
ISOLATE CPU MEM L								
DP AUXCH ISOL								
MEM VDD SEL 1V5 L								
JTAG ISP TCK								
AUD IPHS SWITCH EN PCH								
ENET LOW PWR PCH								

PAGE TITLE		SYNC DATE=06/13/2011	
CPU & PCH XDP		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	25 OF 109
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	23 OF 86
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Ethernet WAKE# Isolation

Platform Reset Connections


System RTC Power Source & 32kHz / 25MHz Clock Generator




PCH Reset Button




GPIO Glitch Prevention



ENET_MEDIA_SENSE ISOLATION CIRCUIT




SDCONN_STATE_CHANGE ISOLATION




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

PCH ME Disable Strap



PCH S0 PWRGD



Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	26 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	24 OF 86
IV ALL RIGHTS RESERVED			

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1


STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H


BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B


J5 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 J3X USE 197S0284 FOR Y2700 TO SAVE COST



USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=LINDA J30		SYNC DATE=09/19/2011	
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	27 OF 109
		SHEET	25 OF 86


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPUMEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	1	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

CPU Memory S3 Support

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

BRANCH:

PAGE: 28 OF 109

SHEET: 26 OF 86

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


Page Notes

Power aliases required by this page:
 - =PP1V5_S3_MEM_A
 - =PP1V5_S3_MEM_B
 - =PP0V75_S3_MEM_VTT_A
 - =PP0V75_S3_MEM_VTT_B
 - =PP0V75_S3_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:
 - =I2C_S0D1MMA_SCL
 - =I2C_S0D1MMA_SDA

SDM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
DDR3 SO-DIMM Connector A		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	27 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: Ivybridge does not use DM signals per doc 460452 CR SFF DG Section 2.6.14

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

DDR3 Byte/Bit Swaps

Apple Inc.

DRAWING NUMBER: 051-9058

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 30 OF 109

SHEET: 28 OF 86

Page Notes

Power aliases required by this page:
 ->PP1V5_S3_MEM_B
 ->PP1V5_S3_MEM_B
 ->PP0V75_S3_MEM_VTT_B
 ->PP0V75_S3_MEM_VTT_B
 ->PP0V75_S3_MEM_VTT_B (2.5 - 3.3V)
 Signal aliases required by this page:
 ->I2C_S0D1MMB_SCL
 ->I2C_S0D1MMB_SDA
 BOM options provided by this page:
 (None)


DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Expansion" (bottom) slot

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		PAGE	
6.0.0		31 OF 109	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		SHEET	
29 OF 86		29 OF 86	

SD Card Connector




516-0225
 CRITICAL
 J3300
 SD-CARD-K19-K24
 F-RT-TH

CRITICAL
 L3300
 47NH-1.30HM
 0402

SD Not Inserted, CARD_DETECT is OPEN.
 CAESAR-IV Card Detect is programmable,
 but a Silicon bug makes the active
 high case unusable.


SD Detect & Reset Logic

SDCONN_DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit
 Converts SDCONN from active-low level signal to active-high pulses.



SD Card 3.3V Overcurrent Protection

TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



PAGE TITLE		DRAWING NUMBER		SIZE
SD Card Connector		051-9058		D
Apple Inc.		REVISION		6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		33 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		30 OF 86
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				


NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_DAC - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.



RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (= sourced)			+6.0mA - -6.0mA (= sourced)	+6.0mA - -5.0mA (= sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J31_MLB SYNC DATE=06/13/2011

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 34 OF 109
 SHEET: 31 OF 86



X19/ALS/CAMERA CONNECTOR	
Apple Inc.	DRAWING NUMBER: 051-9058
REVISION: 6.0.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:	BRANCH:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE: 35 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET: 32 OF 86
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	



CRITICAL

OMIT_TABLE
U3600
T29
FCBGA
(SYM 1 OF 2)


PCIE GEN2

MISC

DISPLAY

PORTS

PCIE T29 R2D C P<0>	C3600	PCIE T29 R2D P<0>	V19
PCIE T29 R2D C N<0>	C3601	PCIE T29 R2D N<0>	T19
PCIE T29 R2D C P<1>	C3602	PCIE T29 R2D P<1>	P19
PCIE T29 R2D C N<1>	C3603	PCIE T29 R2D N<1>	M19
PCIE T29 R2D C P<2>	C3604	PCIE T29 R2D P<2>	K19
PCIE T29 R2D C N<2>	C3605	PCIE T29 R2D N<2>	H19
PCIE T29 R2D C P<3>	C3606	PCIE T29 R2D P<3>	F19
PCIE T29 R2D C N<3>	C3607	PCIE T29 R2D N<3>	D19



SNK0 AC Coupling

DP T29SNK0 ML C P<0>	C3620	DP T29SNK0 ML P<0>	33
DP T29SNK0 ML C N<0>	C3621	DP T29SNK0 ML N<0>	33
DP T29SNK0 ML C P<1>	C3622	DP T29SNK0 ML P<1>	33
DP T29SNK0 ML C N<1>	C3623	DP T29SNK0 ML N<1>	33
DP T29SNK0 ML C P<2>	C3624	DP T29SNK0 ML P<2>	33
DP T29SNK0 ML C N<2>	C3625	DP T29SNK0 ML N<2>	33
DP T29SNK0 ML C P<3>	C3626	DP T29SNK0 ML P<3>	33
DP T29SNK0 ML C N<3>	C3627	DP T29SNK0 ML N<3>	33
DP T29SNK0 AUXCH C P	C3628	DP T29SNK0 AUXCH P	33
DP T29SNK0 AUXCH C N	C3629	DP T29SNK0 AUXCH N	33

SNK1 AC Coupling

DP T29SNK1 ML C P<0>	C3630	DP T29SNK1 ML P<0>	33
DP T29SNK1 ML C N<0>	C3631	DP T29SNK1 ML N<0>	33
DP T29SNK1 ML C P<1>	C3632	DP T29SNK1 ML P<1>	33
DP T29SNK1 ML C N<1>	C3633	DP T29SNK1 ML N<1>	33
DP T29SNK1 ML C P<2>	C3634	DP T29SNK1 ML P<2>	33
DP T29SNK1 ML C N<2>	C3635	DP T29SNK1 ML N<2>	33
DP T29SNK1 ML C P<3>	C3636	DP T29SNK1 ML P<3>	33
DP T29SNK1 ML C N<3>	C3637	DP T29SNK1 ML N<3>	33
DP T29SNK1 AUXCH C P	C3638	DP T29SNK1 AUXCH P	33
DP T29SNK1 AUXCH C N	C3639	DP T29SNK1 AUXCH N	33

DP T29SNK0 ML P<3>	AA4	DPSNK0_ML_LANE_3P	33
DP T29SNK0 ML N<3>	Y3	DPSNK0_ML_LANE_3N	33
DP T29SNK0 ML P<2>	AA6	DPSNK0_ML_LANE_2P	33
DP T29SNK0 ML N<2>	Y5	DPSNK0_ML_LANE_2N	33
DP T29SNK0 ML P<1>	AA8	DPSNK0_ML_LANE_1P	33
DP T29SNK0 ML N<1>	Y7	DPSNK0_ML_LANE_1N	33
DP T29SNK0 ML P<0>	AA10	DPSNK0_ML_LANE_0P	33
DP T29SNK0 ML N<0>	Y9	DPSNK0_ML_LANE_0N	33
DP T29SNK0 AUXCH P	V1	DPSNK0_AUX_CHP	33
DP T29SNK0 AUXCH N	W2	DPSNK0_AUX_CHN	33
DP T29SNK0 HPD	V5	DPSNK0_HOT_PLUG_DET	33
DP T29SNK1 ML P<3>	V9	DPSNK1_ML_LANE_3P	33
DP T29SNK1 ML N<3>	U8	DPSNK1_ML_LANE_3N	33
DP T29SNK1 ML P<2>	V11	DPSNK1_ML_LANE_2P	33
DP T29SNK1 ML N<2>	U10	DPSNK1_ML_LANE_2N	33
DP T29SNK1 ML P<1>	V13	DPSNK1_ML_LANE_1P	33
DP T29SNK1 ML N<1>	U12	DPSNK1_ML_LANE_1N	33
DP T29SNK1 ML P<0>	V15	DPSNK1_ML_LANE_0P	33
DP T29SNK1 ML N<0>	U14	DPSNK1_ML_LANE_0N	33
DP T29SNK1 AUXCH P	V7	DPSNK1_AUX_CHP	33
DP T29SNK1 AUXCH N	U6	DPSNK1_AUX_CHN	33
DP T29SNK1 HPD	U4	DPSNK1_HOT_PLUG_DET	33

T29 R2D C P<0>	A6	PRT0_T29T_P	75
T29 R2D C N<0>	A4	PRT0_T29T_N	75
T29 D2R P<0>	C4	PRT0_T29R_P	75
T29 D2R N<0>	C2	PRT0_T29R_N	75
T29 LSEO<0>	J6	T29_2_LSEO	75
T29 LSOE<0>	K5	T29_0_LSOE	75
T29 R2D C P<1>	A10	PRT1_T29T_P	75
T29 R2D C N<1>	A8	PRT1_T29T_N	75
T29 D2R P<1>	C8	PRT1_T29R_P	75
T29 D2R N<1>	C6	PRT1_T29R_N	75
T29 LSEO<1>	G6	T29_1_LSEO	75
T29 LSOE<1>	H5	T29_1_LSOE	75
I2C T29 SDA	F3	T29_SDA	84
I2C T29 SCL	F5	T29_SCL	84

PCIE_RST_0*	K1	TP T29 PCIE RESET0 L	6
PCIE_RST_1*	J2	TP T29 PCIE RESET1 L	6
PCIE_RST_2*	K3	TP T29 PCIE RESET2 L	6
PCIE_RST_3*	J4	TP T29 PCIE RESET3 L	6
JTAG TBT TDI	T3	JTAG TBT TDI	19
JTAG TBT TMS	R4	JTAG TBT TMS	16
JTAG TBT TCK	R2	JTAG TBT TCK	16
JTAG TBT TDO	T1	JTAG TBT TDO	16
PCIE_CLKREQ_0*	N4	PCIE_CLKREQ_0*	6
PCIE_CLKREQ_1*	M5	PCIE_CLKREQ_1*	6
PCIE_CLKREQ_2*	L4	PCIE_CLKREQ_2*	6
PCIE_CLKREQ_3*	L4	PCIE_CLKREQ_3*	6
REFCLK_100_IN_P	H17	PCIE CLK100M T29 P	16
REFCLK_100_IN_N	G16	PCIE CLK100M T29 N	16
XTAL_25_IN	P17	SYSCLK CLK25M T29 R	16
XTAL_25_OUT	R16	TP T29 XTAL25OUT	16
TMU_CLK_OUT	U2	T29 TMU CLK OUT	6
TMU_CLK_IN	E2	T29 TMU CLK IN	6

DPSRC0_ML_LANE_3P	AA18	TP DP T29SRC ML CP<3>	6
DPSRC0_ML_LANE_3N	Y17	TP DP T29SRC ML CN<3>	6
DPSRC0_ML_LANE_2P	AA16	TP DP T29SRC ML CP<2>	6
DPSRC0_ML_LANE_2N	Y15	TP DP T29SRC ML CN<2>	6
DPSRC0_ML_LANE_1P	AA14	TP DP T29SRC ML CP<1>	6
DPSRC0_ML_LANE_1N	Y13	TP DP T29SRC ML CN<1>	6
DPSRC0_ML_LANE_0P	AA12	TP DP T29SRC ML CP<0>	6
DPSRC0_ML_LANE_0N	Y11	TP DP T29SRC ML CN<0>	6
DPSRC0_AUX_CHP	W16	TP DP T29SRC AUXCH CP	6
DPSRC0_AUX_CHN	U16	TP DP T29SRC AUXCH CN	6
DPSRC0_HOT_PLUG_DET	V3	DP T29SRC HPD	6
DP_ATEST	Y19	T29 DP ATEST	6
DP_RES_0	Y21		6
DP_RES_1	AA20	T29 DP RES	6

PRT2_T29T_P	A14	T29 R2D C P<2>	83
PRT2_T29T_N	A12	T29 R2D C N<2>	83
PRT2_T29R_P	C12	T29 D2R P<2>	83
PRT2_T29R_N	C10	T29 D2R N<2>	83
T29_2_LSEO	G4	T29 LSEO<2>	83
T29_2_LSOE	H3	T29 LSOE<2>	83
PRT3_T29T_P	A18	T29 R2D C P<3>	83
PRT3_T29T_N	A16	T29 R2D C N<3>	83
PRT3_T29R_P	C16	T29 D2R P<3>	83
PRT3_T29R_N	C14	T29 D2R N<3>	83
T29_3_LSEO	G2	T29 LSEO<3>	83
T29_3_LSOE	H1	T29 LSOE<3>	83

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

T29 Host (1 of 2)

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 36 OF 109

SHEET: 33 OF 86



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
T29 Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	37 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.vinafix.vn

8 7 6 5 4 3 2 1


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_T29BST (8-13V Boost Input)
 - =PP18V_T29_REG (18V Boost Output)
 - =PP3V3_T29_P3V3T29FET (3.3V FET Input)
 - =PP3V3_T29_FET (3.3V FET Output)
 - =PP3V3_S0_T29PWRCTL
 - =PP1V05_T29_P1V05T29FET (1.05V FET Input)
 - =PP1V05_T29_FET (1.05V FET Output)


Signal aliases required by this page:
 - =T29_CLKREQ_L
 - =T29_RESET_L

BOM options provided by this page:
 T29BST:Y - Stuffs 18V boost circuitry.


T29 15V Boost Regulator




Supervisor & CLKREQ# Isolation



3.3V T29 Switch



1.05V T29 Switch





SYNC MASTER=K90I MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
T29 Power Support			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
 If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
 Special Star routing needed on these pins. Decoupling on Pg 37.

D
C
B
A

D
C
B
A




SYNC MASTER=J31 MLB		SYNC DATE=06/15/2011	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	39 OF 109
		SHEET	36 OF 86

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
157S0084	2	XFMR, ISO, HALF-PORT, 1000T, 12P, SMD, HF	T4000, T4001	CRITICAL	

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

Page Title: Ethernet Connector

Apple Inc.


DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH: 40 OF 109

SHEET: 37 OF 86



PLACEMENT_NOTE=Place C4170 close to U1400
 PLACEMENT_NOTE=Place C4171 close to U1400
 PLACEMENT_NOTE=Place C4175 close to U4100
 PLACEMENT_NOTE=Place C4176 close to U4100

NOTE: FW_PME_L and FW_CLKREQ_L are isolated for systems that use 1394B physical plug detect.
 WITH PLUG DETECT:
 - Gate CLKREQ# based on PHY power
 - TP (or NC) PME#
 WITHOUT PLUG DETECT:
 - Alias both signals to drop = prefix

SYNC MASTER=K901 MLS		SYNC DATE=02/15/2011	
PAGE TITLE			
FireWire LLC/PHY (FW643E)		DRAWING NUMBER	051-9058
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	41 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	38 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V0FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
 Host can detect as load on TPBIAS signal.
 Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.




- Dual-purpose output:
- 1) 5K Pull-down Detect when FW_PWR_EN is low.
 - 2) FW643 WAKE# (PME#) when PHY is powered.
- Pull-up provided on another page.

3.3V FW Switch



U4201 & U4202	
Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max
Max Output: 2A	

1.0V FW Switch



LSI FireWire PHY requires 1.0V.
 To avoid an extra power supply,
 1.05V is used with a series R
 to reduce voltage.

TEXT NOTE FOR 3.3V RAIL CURRENT CHANGED TO EDP NUMBER.

SYNC MASTER=K901 ML5		SYNC DATE=06/23/2011	
PAGE TITLE: FireWire Port & PHY Power			
Apple Inc.		DRAWING NUMBER: 051-9058	SIZE: D
		REVISION: 6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 42 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 39 OF 86	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
 FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
 (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)



Termination


Place close to FireWire PHY




Cable Power

CRITICAL
 L4310
 FERR-250-OHM

Note: Trace PPVP_FW_PORT1 must handle up to 5A




"Snapback" & "Late VG" Protection



PORT 1

BILINGUAL

CRITICAL
 J4310
 1394B-M97
 F-RT-TH




AREF needs to be isolated from all local grounds per 1394b spec
 When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)
 BREF should be hard-connected to logic ground for speed signaling and connection

CANNOT SYNC THIS PAGE FROM T27, TPA AND TPB FOR U4350 IS SWAPPED


SYNC MASTER=K901 ML5		SYNC DATE=02/15/2011	
PAGE TITLE FireWire Connector			
Apple Inc.		DRAWING NUMBER 051-9058	SIZE D
		REVISION 6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 43 OF 109	SHEET 40 OF 86

ODD Power Control

Note: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is powered in S3/S5.




SATA ODD Connector




SATA OOB Comparator

Notes:
OOB2R was OOB_TEMP, from SSD, to SMC
OOBR2D was TEMP_CTL, from SMC, to SSD




SATA HDD Connector (Gen3)



SATA Redriver

Internally PD -150K
Write:0xB6 Read:0xB7


ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9



C4518 & C4517 Placement Note:
It is critical that these two should be near to U1800 pin AM1 and AM3.

SYNC MASTER=YONAS J30		SYNC DATE=11/08/2011	
PAGE TITLE			
SATA/IR/SIL Connectors		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	45 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	41 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

www.qdzbwx.com

Mojo SMC Debug Mux




USB Port A (Front Port)



SYNC MASTER=J31_MLB		SYNC DATE=07/08/2011	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


USB Port B (Back Port)




NOTE: Swapped pin4 and 5, pin6 and 7 for layout.

SYNC MASTER=J31_MLB		SYNC DATE=07/08/2011	
External B USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		47 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		43 OF 86	
IV ALL RIGHTS RESERVED			

IR SUPPORT



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
Front Flex Support			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
48 OF 109		44 OF 86	




NOTE:
 SMS Interrupt can be active high or low, rename net accordingly.
 If SMS interrupt is not used, pull up to SMC rail.


NOTE:
 Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=YONAS J30		SYNC DATE=12/21/2011	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9058	D
		REVISION	
		6.0.0	
		BRANCH	
		PAGE	49 OF 109
		SHEET	45 OF 86

SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit


SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz




S4 HPD SMC Wake Source




System (Sleep) LED Circuit



45	SMC_ADC0	=	SMC_CPU_VSENSE	45
45	SMC_ADC1	=	SMC_CPU_ISENSE	45
45	SMC_ADC2	=	NC_SMC_ADC2	45
45	SMC_ADC3	=	SMC_DCIN_VSENSE	50
45	SMC_ADC4	=	SMC_DCIN_ISENSE	50
45	SMC_ADC5	=	SMC_PBUS_VSENSE	50
45	SMC_ADC6	=	SMC_HDD_ISENSE	45
45	SMC_ADC7	=	SMC_BMON_ISENSE	50
45	SMC_ADC8	=	SMC_CPU_HI_ISENSE	50
45	SMC_ADC9	=	SMC_OTHER_HI_ISENSE	50
45	SMC_ADC10	=	SMC_MEM_ISENSE	45
45	SMC_ADC11	=	SMC_CPUVCCIO_ISENSE	45
45	SMC_ADC12	=	SMC_AXG_VSENSE	45
45	SMC_ADC13	=	NC_SMC_ADC13	45
45	SMC_ADC14	=	NC_SMC_ADC14	45
45	SMC_ADC15	=	NC_SMC_ADC15	45
45	SMC_ADC16	=	NC_SMC_ADC16	45
45	SMC_ADC17	=	NC_SMC_ADC17	45
45	SMC_ADC18	=	SMC_AXG_ISENSE	45
45	SMC_ADC19	=	NC_SMC_ADC19	45
45	SMC_ADC20	=	NC_SMC_ADC20	45
45	SMC_ADC21	=	NC_SMC_ADC21	45
45	SMC_ADC22	=	NC_SMC_ADC22	45
45	SMC_ADC23	=	SMC_ADC23	45
45	SMC_GFX_OVERTEMP	=	NC_SMC_GFX_OVERTEMP	45
45	SMC_GFX_THROTTLE_L	=	NC_SMC_GFX_THROTTLE_L	45
45	SMC_FAN_1_CTL	=	NC_SMC_FAN_1_CTL	45
45	SMC_FAN_1_TACH	=	NC_SMC_FAN_1_TACH	45
45	ENET_ASF_GPIO	=	NC_ENET_ASF_GPIO	45
45	SMC_MPM5_LED_PWR	=	NC_SMC_MPM5_LED_PWR	45
45	SMC_MPM5_LED_CHG	=	NC_SMC_MPM5_LED_CHG	45
45	SYS_TDM_ONEWIRE	=	NC_SYS_TDM_ONEWIRE	45
45	SMC_OOB1_RX_L	=	SMC_SSD_OOBD2R_L	41
45	SMC_OOB1_TX_L	=	SMC_SSD_OOBR2D_L	41
45	=CHGR_ACOK	=	SMC_BC_ACOK	45
45	HISIDE_ISENSE_OC	=	NC_HISIDE_ISENSE_OC	45
45	SMBUS_SMC_4_ASF_SCL	=	NC_SMBUS_SMC_4_ASF_SCL	45
45	SMBUS_SMC_4_ASF_SDA	=	NC_SMBUS_SMC_4_ASF_SDA	45
45	BDV_BKL_PWM	=	NC_BDV_BKL_PWM	45
45	SMC_PME_S4_DARK_L	=	SDCONN_STATE_CHANGE_SMC	24
19	SMC_SCI_L	=	SMC_WAKE_SCI_L	45
45	SMC_T25_EN_L	=	NC_SMC_T25_EN_L	45
45	SMC_IR_RX_OUT_RC	=	NC_SMC_IR_RX_OUT_RC	45




SMC12 PECEI Support




SMC12 SPI Support

Series resistors are no stuffed until the topology of 2 SPI Masters are verified.




Notes:
OOBD2R was OOB_TEMP, from SSD, to SMC
OOBR2D was TEMP_CTL, from SMC, to SSD

SMC12 Eng Pkg Support



BATLOW# Isolation




SYNC MASTER=YONAS J30		SYNC DATE=01/02/2012	
SMC Support			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	50 OF 109
		SHEET	46 OF 86


D

D

LPC+SPI Connector



SPI Bus Series Termination




B

B

A

A

SYNC MASTER=J31 MLB		SYNC DATE=06/15/2011	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9058	D
		REVISION	
		BRANCH	
		PAGE	51 OF 109
		SHEET	47 OF 86




SMLink 1 is slave port to access PCH & CPU via PECl.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	52 OF 109
		SHEET	48 OF 86


CPU VCCIO 1.05V Load Side Current Sense (IC1C)

Gain: 100x, EDP: 20.1 A
 Rsense: 0.001 (R7640)
 V across Rsense: 20.1 mV
 Gain needed: 164.2x




DDR 1.5V S3 (Memory) Current Sense (IM0C)

Gain: 364.9x, EDP: 9 A
 Rsense: 0.001 (R5370)
 V across Rsense: 9 mV
 Gain needed: 366.6x




HDD Current Sense (IHDC)


Gain: 1000x, EDP: 2.5 A (12.5 W)
 Rsense: 0.001 (R5380)
 V across Rsense: 2.5 mV
 Gain needed: 1320x



CPU Core Voltage Sense (VC0C)




AXG Core Voltage Sense (VN0C)




CPU Core Load Side Current Sense (IC0C)

Gain: 161.5x, EDP: 53 A
 Rsense: 2x of 0.00075 (R7510, R7520), Rsum: 0.000375
 V across Rsense: 19.8 mV
 Gain needed: 166.1x



AXG Core Load Side Current Sense (IN0C)

Gain: 190.6x, EDP: 46 A
 Rsense: 2x of 0.00075 (R7550, R7560), Rsum: 0.000375
 V across Rsense: 17.25 mV
 Gain needed: 191.3x




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0114	3	RES.MTL.FLIM.100K.1/16W.0402.SMD.LF	C5349,C5359,C5369		LOADISNS:NO

SYNC MASTER=LINDA.J30		SYNC DATE=09/28/2011	
Power Sensors: Load Side			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	49 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 17.4 A
 Rsense: 0.003 (R5400)
 V across Rsense: 52.2 mV
 Gain needed: 63.2x




OTHER High Side Current Sense (IO0R)

Gain: 100x, EDP: 8.8 A
 Rsense: 0.003 (R5410)
 V across Rsense: 26.4 mV
 Gain needed: 125x




Charger (BMON Production) Current Sense (IPBR)

Charger Gain: 36x
 Rsense: 0.010 (R7050)
 Max Current Measured: 9.2 A




DC-In (AMON) Current Sense (ID0R)


Charger Gain: 20x
 Rsense: 0.020 (R7020)
 Max Current Measured: 8.3 A



PBUS Voltage Sense & Enable (VP0R)




DC In Voltage Sense & Enable (VD0R)




SYNC MASTER=YONAS J30		SYNC DATE=11/03/2011	
PAGE TITLE			
Power Sensors: High Side		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	54 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	50 OF 86
IV ALL RIGHTS RESERVED			

Thermal Sensor:
 CPU Proximity, Fin Stack, Memory Proximity, 5V/3.3V Proximity


I2C Write: 0x98, I2C Read: 0x99



Thermal Sensor: T29 Die




SYNC MASTER=YONAS J30		SYNC DATE=08/01/2011	
PAGE TITLE Thermal Sensors			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 55 OF 109		SHEET 51 OF 86	



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Fan			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 109
		SHEET	52 OF 86
		SIZE	D


PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector



SMC Manual Reset & Isolation


Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with MSP power to isolate when MSP is not powered. No IPD on OE input pin PP3V3_S4 (symbol error).




SYNC MASTER=J31 MLB	SYNC DATE=07/01/2011
WELLSPRING 1	
Apple Inc.	DRAWING NUMBER 051-9058 SIZE D
	REVISION 6.0.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 57 OF 109
II NOT TO REPRODUCE OR COPY IT	SHEET 53 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD Flex Connector




PIN 21 IS NC ON CUMULUS FLEX
PIN 18 IS NC ON Z2 FLEX

Keyboard Backlight Driver & Detection




To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.

Keyboard Backlight Connector




J5815 pin 1 is grounded on keyboard backlight flex

SYNC MASTER=JACK J30		SYNC DATE=09/28/2011	
PAGE TITLE			
WELLSPRING 2			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	58 OF 109
		SHEET	54 OF 86




SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		59 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		55 OF 86	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
SPI ROM			
	DRAWING NUMBER		SIZE
	051-9058		D
REVISION		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		61 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		56 OF 86	
IV ALL RIGHTS RESERVED			


AUDIO CODEC
APPLE P/N 353S3199 as of July 2011



Digital Mic - Only for mock ups
as of July 2011

- 57 AUD_DMIC_CLK == TP_AUD_DMIC_CLK
MAKE_BASE=TRUE
- 57 AUD_GPIO_0 == TP_AUD_DMIC_SDATA
MAKE_BASE=TRUE

4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2281 as of July 2011




NOTES ON J30 audio

- Codec HPamp used for Lineout/HPout. No external HPamp.
- 3 Spk amplifiers - 2 tweeters and a sub woofer
- No line input capability
- SPDIF out
- China headset support

www.qdzbwx.com

SYNC MASTER=KAVITHA J30		SYNC DATE=07/25/2011	
PAGE TITLE			
AUDIO: CODEC/REGULATOR		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		62 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		57 OF 86	
IV ALL RIGHTS RESERVED			

EXTERNAL (HEADSET) MIC INPUT CIRCUITRY APN:353S3066 as of July 2011



I2C ADDRESSES: CHS uses SMBus 0 connections

CHS	U6400	READ	0111	0111	0x77
CHS	U6400	WRITE	0111	0110	0x76

SYNC MASTER=DIRK J30		SYNC DATE=02/16/2012	
PAGE TITLE AUDIO: DETECT/MIC BIAS			
DRAWING NUMBER 051-9058		SIZE D	
REVISION 6.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 64 OF 109		SHEET 58 OF 86	

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC MASTER=KAVITHA.J30		SYNC DATE=07/25/2013	
PAGE TITLE: AUDIO: HEADPHONE FILTER			
DRAWING NUMBER: 051-9058		SIZE: D	
REVISION: 6.0.0		BRANCH:	
PAGE: 65 OF 109		SHEET: 59 OF 86	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2


1

SATELLITE & SUB TWEETER AMPLIFIER

APN:353S2888 as of July 2011


SATELLITE	FC=1.2kHz typical
SUB	FC= 172 HZ typical
GAIN	3DB with Rin=28k typical

Gain Pin	Gain dB
Connect to VDD	12
Connect to VDD through 100k	9
Not connected	6
Connect to GND through 100k	3
Connect to GND	0




SYNC MASTER=KAVITHA.J30		SYNC DATE=07/25/2011	
PAGE TITLE: AUDIO: SPEAKER AMP			
Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		66 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		60 OF 86	
IV ALL RIGHTS RESERVED			


AUDIO JACK:LO/HP CONNECTOR, SPDIF TX



ANALOG MIC CONNECTOR
APN:518S0520



SPEAKER CONNECTOR



SYNC MASTER=DIRK J30		SYNC DATE=11/10/2011	
AUDIO: JACK			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	67 OF 109
		SHEET	61 OF 86

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (3)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (804)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SOUTHBRIDGE RESOURCES

FUNCTION	SYSTEM GPIO	SYSTEM INTERRUPT
AUD_IPHS_SWITCH_EN	PANTHER_POINT GPIO16	N/A
AUD_I2C_INT_L	N/A	PANTHER_POINT GPIO5/PIRQH
AUD_IP_PERIPHERAL_DET	N/A	PANTHER_POINT GPIO3/PIRQH


PORT B LEFT (HEADSET MIC)
HP=80HZ, LP=8.82KHZ



PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B RIGHT (BUILT-IN MIC)
HP=80HZ



EXTRACTION NOTIFICATION


SYNC MASTER=DIRK J30		SYNC DATE=02/20/2012	
PAGE TITLE			
AUDIO:Jack Translators			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	68 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

MagSafe DC Power Jack




1-Wire OverVoltage Protection

BIL CONNECTOR




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator



BATTERY CONNECTOR



SYNC MASTER=JACK J30		SYNC DATE=07/29/2011	
PAGE TITLE			
DC-In & Battery Connectors		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		6.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		69 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		63 OF 86	



ACIN pin threshold is 3.2V, +/- 50mV
 Divider sets ACIN threshold at 13.55V
 Input impedance of ~40K meets sparkitecture requirements

Max Current = 8A
 (L7030 limit)
 f = 400 kHz

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0927	2	FPM3020DC	Q7030, Q7035	CRITICAL	CHARGER_POWER_FET:FAIR
376S0966	2	RJK03E1DNS	Q7030, Q7035	CRITICAL	CHARGER_POWER_FET:REN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0761	1	SI7137DP	Q7055	CRITICAL	
376S0845	1	SI7149DP	Q7080	CRITICAL	
376S0845	1	SI7149DP	Q7085	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0129	1	RES, 5MOHM, 1%, 1W, 0612, 4-TERM	R7050	CRITICAL	BATT_2S

K6 NOTES : L7030 CHANGED BACK TO K24 IND DUE TO LAYOUT

SYNC MASTER=JACK J30 SYNC DATE=09/27/2011


PBus Supply & Battery Charger

Apple Inc.

DRAWING NUMBER: 051-9058
 REVISION: 6.0.0
 SHEET: 64 OF 86

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

System Agent Power Supply



INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3074	1C	ISL95870A, PWM, 2BIT-VID, RMOT-SNSE, 20W	U7100	CRITICAL	


$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

SYNC MASTER=JACK J30 SYNC DATE=09/28/2011
 System Agent Supply
 Apple Inc.
 DRAWING NUMBER: 051-9058
 REVISION: 6.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 71 OF 109
 SHEET: 65 OF 86

5V_S3 / 3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * RA / RB) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$




MAX CURRENT = 12.947A
PWM FREQ. = 300 KHZ

MAX CURRENT = 7.45A
PWM FREQ. = 375 KHZ

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0927	1	PDMC3020DC	Q7260		5V_S3_POWER_FET:FAIR
376S0928	1	PDMC2514SDC	Q7261		5V_S3_POWER_FET:FAIR
376S0966	1	RJK03E1DNS	Q7260		5V_S3_POWER_FET:REN
376S0895	1	RJK03E0DNS	Q7261		5V_S3_POWER_FET:REN

SYNC MASTER=JACK J30 SYNC DATE=08/22/2011
PAGE TITLE
5V/3.3V SUPPLY
Apple Inc.
DRAWING NUMBER: 051-9058 SIZE: D
REVISION: 6.0.0
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
BRANCH: 72 OF 109
PAGE: 72 OF 109
SHEET: 66 OF 86



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0299	128S0218		ALL	
128S0093	128S0218		ALL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0979	1	FDMC0225	Q7330		DDR_POWER_FET:FAIR
376S0874	1	FDMC0202B	Q7335		DDR_POWER_FET:FAIR

SYMC MASTER=JACK_730 SYMC_DATE=07/26/2011

1.5V DDR3 Supply


Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D


REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 73 OF 109 SHEET: 67 OF 86




SYMC MASTER-1626-730		SYMC DATE=08/03/2015	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		74 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		68 OF 86	
IV ALL RIGHTS RESERVED			



CPU IMVP7 & AXG VCore Output		DRAWING NUMBER	051-9058	SIZE	D
Apple Inc.		REVISION	6.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		75 OF 109			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE			
II NOT TO REPRODUCE OR COPY IT		SHEET			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		69 OF 86			
IV ALL RIGHTS RESERVED					


CPU VCCIO (1.05V S0) Regulator



$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 26.265A$
 $V_{out} = 0.5V \times (1 + R_a / R_b)$


SYNC MASTER=JACK J30		SYNC DATE=09/28/2011	
CPUVCCIO (1.05V) Power Supply			
DRAWING NUMBER		SIZE	
051-9058		D	
REVISION		BRANCH	
6.0.0			
PAGE		SHEET	
76 OF 109		70 OF 86	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

CAESAR IV 1.2V INT.VR CMPTS




1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Switcher


Vout = 1.8V
MAX CURRENT = 2A
F = 1MHZ




1.5V S0 Switcher




1.05V S0 LDO




SYNC MASTER=JACK J30		SYNC DATE=07/28/2011	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	77 OF 109
		SHEET	71 OF 86




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.35 A (EDP)




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	31 mOhm @1.8V
LOADING	1.608 A (EDP)




MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)



MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	16 mOhm @4.5V
LOADING	100? mA (EDP)



MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)



MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	18 MOHM @4.5V
LOADING	1.678 A (EDP)

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

Power FETs

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D













REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 78 OF 109 SHEET: 72 OF 86

S5 Rail Enables & PGOOD

State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0



Power Control 1/ENABLE

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

REVISION: 6.0.0

PAGE: 79 OF 109

SHEET: 73 OF 86




LCD CONNECTOR
LVDS CONNECTOR:518S0787

CRITICAL
J9000
20525-130E-01
F-RT-SM

LVDS I/F
LED BKLT I/F

SYNC MASTER=K901 ML5		SYNC DATE=02/15/2011	
PAGE TITLE			
LVDS CONNECTOR			
		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 109
		SHEET	74 OF 86



T29 signals are P/N-swapped after AC caps to improve layout.

R9308/R9309 maintain bias on C9308/C9309 to prevent spikes when U9310 AUXDDC_OFF transitions from high to low.

If GPU uses common pins for AUX_CH and DDC, alias nets together at GPU.

PS8301 I2C Addresses:
 A1 A0 Addr (W/R)
 0 0 0x96/0x97
 0 1 0xB6/0xB7
 1 0 0x94/0x95
 1 1 0xB4/0xB5
 Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

PS8301 has internal ~150K pull-down on PD pin. Okay to drive this pin even when VCC=0V per Parade (pin is 5V-tolerant).

=TBT_WAKE_L:
 Desktops use PCIe WAKE#
 Mobiles use S4 WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

IC supports input high while Vcc = 0V.


Must be 3.3V DP A port power

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100ohm pull-downs would defeat DP Sink's detection of DP Source.


SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
DisplayPort/T29 A MUXing			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	93 OF 109
		SHEET	75 OF 86

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.
wake from Thunderbolt devices.



Thunderbolt Connector A




SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	94 OF 109
		SHEET	76 OF 86

PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

THERE IS A SENSE RESISTOR BETWEEN PPSW_SW_LCDBKLT_PWR AND PPSW_SW_BKL ON THE SENSOR PAGE

*C9797 AND C9799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9717, R9718, R9719		BKLT:ENG
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=J31 MLR		SYNC DATE=07/08/2011	
PAGE TITLE			
LCD Backlight Driver			
Apple Inc.		DRAWING NUMBER	051-9058
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		PAGE	97 OF 109
		SHEET	77 OF 86

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SPFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_PCH_TX2TX	*	=3x_DIELECTRIC	?	PCIE_PCH_TX2TX	TOP,BOTTOM	=4x_DIELECTRIC	?
PCIE_PCH_TX2RX	*	=4x_DIELECTRIC	?	PCIE_PCH_TX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_PCH_RX2RX	*	=3x_DIELECTRIC	?	PCIE_PCH_RX2RX	TOP,BOTTOM	=4x_DIELECTRIC	?
PCIE_PCH_RX2TX	*	=4x_DIELECTRIC	?	PCIE_PCH_RX2TX	TOP,BOTTOM	=4x_DIELECTRIC	?
PCIE_PCH_2OTHER	*	=3x_DIELECTRIC	?	PCIE_PCH_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_PCH_TX	*_PCH_TX	*	PCIE_PCH_TX2TX
PCIE_PCH_TX	*_PCH_RX	*	PCIE_PCH_TX2RX
PCIE_PCH_RX	*_PCH_RX	*	PCIE_PCH_RX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_PCH_RX2TX
PCIE_PCH_TX	*	*	PCIE_PCH_2OTHER
PCIE_PCH_RX	*	*	PCIE_PCH_2OTHER

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DMI_S2N	PCIE_85D	PCIE_PCH_TX	DMI_S2N P<3:0>
DMI_S2N	PCIE_85D	PCIE_PCH_TX	DMI_S2N N<3:0>
DMI_N2S	PCIE_85D	PCIE_PCH_RX	DMI_N2S P<3:0>
DMI_N2S	PCIE_85D	PCIE_PCH_RX	DMI_N2S N<3:0>
FDI_DATA	PCIE_85D	PCIE_PCH_RX	FDI_DATA P<7:0>
FDI_DATA	PCIE_85D	PCIE_PCH_RX	FDI_DATA N<7:0>
	CPU_50S	CPU_AGTL	FDI_FSYNC<1..0>
	CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>
	CPU_50S	CPU_AGTL	FDI_INT
	CPU_50S	CPU_COMP	CPU_PRCI
	CPU_50S	CPU_AGTL	PM_SYNC
	CPU_50S	CPU_AGTL	PM_MEM_PWRGD
	CPU_50S	CPU_ITP	XDP_DBRESET_L
	CPU_50S	CPU_ITP	XDP_CPU_PRDY_L
	CPU_50S	CPU_ITP	XDP_CPU_PREQ_L
	CPU_50S	CPU_AGTL	PM_EXT_TS_L<0>
	CPU_50S	CPU_AGTL	PM_EXT_TS_L<1>
	CPU_SM_RCOMP	CPU_COMP	CPU_SM_RCOMP<0>
	CPU_SM_RCOMP	CPU_COMP	CPU_SM_RCOMP<1>
	CPU_SM_RCOMP	CPU_COMP	CPU_SM_RCOMP<2>
	CPU_50S	CPU_ITP	CPU_CFG<11..0>
	CPU_50S	CPU_AGTL	CPU_CATERR_L
	CPU_50S	CPU_AGTL	CPU_VCCIO_SEL
	CPU_50S	CPU_AGTL	CPU_PROCHOT_L
	CPU_50S	CPU_AGTL	CPU_PWRGD
	CPU_50S	CPU_8MIL	PM_THERMTRIP_L
	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P
	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N
	ITPCPU_CLK100M	CLK_PCIE	ITPCPU_CLK100M_P
	ITPCPU_CLK100M	CLK_PCIE	ITPCPU_CLK100M_N
	ITPXPDP_CLK100M	CLK_PCIE	ITPXPDP_CLK100M_P
	ITPXPDP_CLK100M	CLK_PCIE	ITPXPDP_CLK100M_N
	XDP_CPU_CLK100M	CLK_PCIE	XDP_CPU_CLK100M_P
	XDP_CPU_CLK100M	CLK_PCIE	XDP_CPU_CLK100M_N
	CPU_27P4S	CPU_COMP	EDP_COMP
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP
	CPU_50S	CPU_ITP	XDP_CPU_TDI
	CPU_50S	CPU_ITP	XDP_CPU_TDO
	CPU_50S	CPU_ITP	XDP_CPU_TMS
	CPU_50S	CPU_ITP	XDP_CPU_TCK
	CPU_50S	CPU_ITP	XDP_CPU_TRST_L
	CPU_50S	CPU_ITP	XDP_BM_L<3..0>
	CPU_50S	CPU_ITP	CPU_CFG<15..12>
	CPU_50S	CPU_ITP	XDP_CPUURST_L
	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P
	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N
	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P
	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N
	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P
	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N
	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_P
	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_N
	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P
	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N
	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P
	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N
	CPU_50S	CPU_COMP	CPU_VIDALERT_L
	CPU_50S	CPU_COMP	CPU_VIDSCLK
	CPU_50S	CPU_COMP	CPU_VIDSOUT

CPU_VCCSA_VID<0>
CPU_VCCSA_VID<1>

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

CPU Constraints

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 109 SHEET: 78 OF 86

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	TOP,BOTTOM	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
MEM_50S	ISL10	N	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	ISL10	N	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
MEM_50S	ISL3,ISL4,ISL9	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	ISL3,ISL4,ISL9	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CLK	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_DATA	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_DQS	*	MEM_CTRL2CTRL
MEM_DATA	MEM_DATA	*	MEM_DATA2MEM
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow rPGA guidelines per Huron River SFF DG rev1.0 (#438297).
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQ to DQS matching per byte lane should be within 0.127mm.
 DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm.
 CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm.
 SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_37D	MEM_CLK	MEM_A_CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK N<5..0>
MEM_A_CTRL	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CTRL	MEM_37S	MEM_CTRL	MEM_A_CS L<3..0>
MEM_A_CTRL	MEM_37S	MEM_CTRL	MEM_A_ODT<3..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE L
MEM_A_DQ_BVTR0	MEM_50S	MEM_DATA	MEM_A_DQ<7..0>
MEM_A_DQ_BVTR1	MEM_50S	MEM_DATA	MEM_A_DQ<15..8>
MEM_A_DQ_BVTR2	MEM_50S	MEM_DATA	MEM_A_DQ<23..16>
MEM_A_DQ_BVTR3	MEM_50S	MEM_DATA	MEM_A_DQ<31..24>
MEM_A_DQ_BVTR4	MEM_50S	MEM_DATA	MEM_A_DQ<39..32>
MEM_A_DQ_BVTR5	MEM_50S	MEM_DATA	MEM_A_DQ<47..40>
MEM_A_DQ_BVTR6	MEM_50S	MEM_DATA	MEM_A_DQ<55..48>
MEM_A_DQ_BVTR7	MEM_50S	MEM_DATA	MEM_A_DQ<63..56>
MEM_B_CLK	MEM_37D	MEM_CLK	MEM_B_CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK N<5..0>
MEM_B_CTRL	MEM_37S	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CTRL	MEM_37S	MEM_CTRL	MEM_B_CS L<3..0>
MEM_B_CTRL	MEM_37S	MEM_CTRL	MEM_B_ODT<3..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE L
MEM_B_DQ_BVTR0	MEM_50S	MEM_DATA	MEM_B_DQ<7..0>
MEM_B_DQ_BVTR1	MEM_50S	MEM_DATA	MEM_B_DQ<15..8>
MEM_B_DQ_BVTR2	MEM_50S	MEM_DATA	MEM_B_DQ<23..16>
MEM_B_DQ_BVTR3	MEM_50S	MEM_DATA	MEM_B_DQ<31..24>
MEM_B_DQ_BVTR4	MEM_50S	MEM_DATA	MEM_B_DQ<39..32>
MEM_B_DQ_BVTR5	MEM_50S	MEM_DATA	MEM_B_DQ<47..40>
MEM_B_DQ_BVTR6	MEM_50S	MEM_DATA	MEM_B_DQ<55..48>
MEM_B_DQ_BVTR7	MEM_50S	MEM_DATA	MEM_B_DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS N<7>

SYNC MASTER=K901 MLB SYNC DATE=02/15/2011

051-9058

6.0.0

101 OF 109

79 OF 86

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_PCH	*	=3x_DIELECTRIC	?	DP_PCH	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_PCH_TX	*	=3x_DIELECTRIC	?	DP_PCH_TX	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS_PCH_TX	*	=3x_DIELECTRIC	?	LVDS_PCH_TX	TOP,BOTTOM	=4x_DIELECTRIC	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_PCH_TX	*	=3x_DIELECTRIC	?	SATA_PCH_TX	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_PCH_RX	*	=3x_DIELECTRIC	?	SATA_PCH_RX	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?				

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_PCH_TX2TX	*	=4x_DIELECTRIC	?	SATA3_PCH_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_PCH_TX2RX	*	=5x_DIELECTRIC	?	SATA3_PCH_TX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
SATA3_PCH_RX2RX	*	=4x_DIELECTRIC	?	SATA3_PCH_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_PCH_RX2TX	*	=5x_DIELECTRIC	?	SATA3_PCH_RX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
SATA3_PCH_2OTHER	*	=4x_DIELECTRIC	?	SATA3_PCH_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA3_PCH_TX	*_PCH_TX	*	SATA3_PCH_TX2TX
SATA3_PCH_TX	*_PCH_RX	*	SATA3_PCH_TX2RX
SATA3_PCH_RX	*_PCH_RX	*	SATA3_PCH_RX2RX
SATA3_PCH_RX	*_PCH_TX	*	SATA3_PCH_RX2TX
SATA3_PCH_TX	*	*	SATA3_PCH_2OTHER
SATA3_PCH_RX	*	*	SATA3_PCH_2OTHER

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAIS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX2TX	*	=4x_DIELECTRIC	?	USB3_PCH_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX2RX	*	=5x_DIELECTRIC	?	USB3_PCH_TX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX2RX	*	=4x_DIELECTRIC	?	USB3_PCH_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX2TX	*	=5x_DIELECTRIC	?	USB3_PCH_RX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_2OTHER	*	=4x_DIELECTRIC	?	USB3_PCH_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	*_PCH_TX	*	USB3_PCH_TX2TX
USB3_PCH_TX	*_PCH_RX	*	USB3_PCH_TX2RX
USB3_PCH_RX	*_PCH_RX	*	USB3_PCH_RX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_PCH_RX2TX
USB3_PCH_TX	*	*	USB3_PCH_2OTHER
USB3_PCH_RX	*	*	USB3_PCH_2OTHER

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
LVDS_IG_A_CLK	LVDS_90D	LVDS_PCH_TX	LVDS_IG_A_CLK_P
LVDS_IG_A_CLK_N	LVDS_90D	LVDS_PCH_TX	LVDS_IG_A_CLK_N
LVDS_IG_A_DATA	LVDS_90D	LVDS_PCH_TX	LVDS_IG_A_DATA_P<2..0>
LVDS_IG_A_DATA_N	LVDS_90D	LVDS_PCH_TX	LVDS_IG_A_DATA_N<2..0>
LVDS_IG_A_DATA_P<3>	LVDS_90D	LVDS_PCH_TX	LVDS_IG_A_DATA_P<3>
LVDS_IG_A_DATA_N<3>	LVDS_90D	LVDS_PCH_TX	LVDS_IG_A_DATA_N<3>
LVDS_IG_B_DATA	LVDS_90D	LVDS_PCH_TX	LVDS_IG_B_DATA_P<3..0>
LVDS_IG_B_DATA_N<3..0>	LVDS_90D	LVDS_PCH_TX	LVDS_IG_B_DATA_N<3..0>
LVDS_IG_B_CLK_P	LVDS_90D	LVDS_PCH_TX	LVDS_IG_B_CLK_P
LVDS_IG_B_CLK_N	LVDS_90D	LVDS_PCH_TX	LVDS_IG_B_CLK_N
SATA_HDD_R2D	SATA_90D	SATA3_PCH_TX	SATA_HDD_R2D_C_P
SATA_HDD_R2D_C_N	SATA_90D	SATA3_PCH_TX	SATA_HDD_R2D_C_N
SATA_HDD_R2D_P	SATA_90D	SATA3_PCH_TX	SATA_HDD_R2D_P
SATA_HDD_R2D_N	SATA_90D	SATA3_PCH_TX	SATA_HDD_R2D_N
SATA_HDD_D2R	SATA_90D	SATA3_PCH_TX	SATA_HDD_D2R_P
SATA_HDD_D2R_N	SATA_90D	SATA3_PCH_TX	SATA_HDD_D2R_N
SATA_HDD_D2R_C_P	SATA_90D	SATA3_PCH_TX	SATA_HDD_D2R_C_P
SATA_HDD_D2R_C_N	SATA_90D	SATA3_PCH_TX	SATA_HDD_D2R_C_N
SATA_ODD_R2D	SATA_90D	SATA_PCH_TX	SATA_ODD_R2D_C_P
SATA_ODD_R2D_C_N	SATA_90D	SATA_PCH_TX	SATA_ODD_R2D_C_N
SATA_ODD_R2D_P	SATA_90D	SATA_PCH_TX	SATA_ODD_R2D_P
SATA_ODD_R2D_N	SATA_90D	SATA_PCH_TX	SATA_ODD_R2D_N
SATA_ODD_D2R	SATA_90D	SATA_PCH_TX	SATA_ODD_D2R_P
SATA_ODD_D2R_N	SATA_90D	SATA_PCH_TX	SATA_ODD_D2R_N
SATA_HDD_R2D_RC_P	SATA_90D	SATA3_PCH_TX	SATA_HDD_R2D_RC_P
SATA_HDD_R2D_RC_N	SATA_90D	SATA3_PCH_TX	SATA_HDD_R2D_RC_N
SATA_HDD_D2R_RC_P	SATA_90D	SATA3_PCH_TX	SATA_HDD_D2R_RC_P
SATA_HDD_D2R_RC_N	SATA_90D	SATA3_PCH_TX	SATA_HDD_D2R_RC_N
PCH_SATA_ICOMP	SATA_90D	SATA_ICOMP	PCH_SATA_ICOMP
USB_HUB1_UP	USB_85D	USB	USB_HUB_UP_P
USB_HUB1_UP_N	USB_85D	USB	USB_HUB_UP_N
USB_EXT_A	USB_85D	USB	USB_EXT_A_P
USB_EXT_A_N	USB_85D	USB	USB_EXT_A_N
USB_EXTB_MUX_P	USB_85D	USB	USB_EXTB_MUX_P
USB_EXTB_MUX_N	USB_85D	USB	USB_EXTB_MUX_N
USB_EXT_A_MUXED_F_P	USB_85D	USB	USB_EXT_A_MUXED_F_P
USB_EXT_A_MUXED_F_N	USB_85D	USB	USB_EXT_A_MUXED_F_N
USB_EXTB_F_P	USB_85D	USB	USB_EXTB_F_P
USB_EXTB_F_N	USB_85D	USB	USB_EXTB_F_N
USB_EXT_A_MUXED_N	USB_85D	USB	USB_EXT_A_MUXED_N
USB_EXTD_XHCI_P	USB_85D	USB	USB_EXTD_XHCI_P
USB_EXTD_XHCI_N	USB_85D	USB	USB_EXTD_XHCI_N
USB_EXTB_EHCI_P	USB_85D	USB	USB_EXTB_EHCI_P
USB_EXTB_EHCI_N	USB_85D	USB	USB_EXTB_EHCI_N
USB_EXTB_XHCI_P	USB_85D	USB	USB_EXTB_XHCI_P
USB_EXTB_XHCI_N	USB_85D	USB	USB_EXTB_XHCI_N
USB3_EXT_A_RX_P	USB_85D	USB3_PCH_TX	USB3_EXT_A_RX_P
USB3_EXT_A_RX_N	USB_85D	USB3_PCH_TX	USB3_EXT_A_RX_N
USB3_EXT_A_TX_P	USB_85D	USB3_PCH_TX	USB3_EXT_A_TX_P
USB3_EXT_A_TX_N	USB_85D	USB3_PCH_TX	USB3_EXT_A_TX_N
USB3_EXTB_RX_P	USB_85D	USB3_PCH_TX	USB3_EXTB_RX_P
USB3_EXTB_RX_N	USB_85D	USB3_PCH_TX	USB3_EXTB_RX_N
USB3_EXTB_TX_P	USB_85D	USB3_PCH_TX	USB3_EXTB_TX_P
USB3_EXTB_TX_N	USB_85D	USB3_PCH_TX	USB3_EXTB_TX_N
USB3_EXT_A_RX_F_P	USB_85D	USB3_PCH_TX	USB3_EXT_A_RX_F_P
USB3_EXT_A_RX_F_N	USB_85D	USB3_PCH_TX	USB3_EXT_A_RX_F_N
USB3_EXT_A_TX_F_P	USB_85D	USB3_PCH_TX	USB3_EXT_A_TX_F_P
USB3_EXT_A_TX_F_N	USB_85D	USB3_PCH_TX	USB3_EXT_A_TX_F_N
USB3_EXTB_RX_F_P	USB_85D	USB3_PCH_TX	USB3_EXTB_RX_F_P
USB3_EXTB_RX_F_N	USB_85D	USB3_PCH_TX	USB3_EXTB_RX_F_N
USB3_EXTB_TX_F_P	USB_85D	USB3_PCH_TX	USB3_EXTB_TX_F_P
USB3_EXTB_TX_F_N	USB_85D	USB3_PCH_TX	USB3_EXTB_TX_F_N
USB3_EXT_A_TX_C_P	USB_85D	USB3_PCH_TX	USB3_EXT_A_TX_C_P
USB3_EXT_A_TX_C_N	USB_85D	USB3_PCH_TX	USB3_EXT_A_TX_C_N
USB3_EXTB_TX_C_P	USB_85D	USB3_PCH_TX	USB3_EXTB_TX_C_P
USB3_EXTB_TX_C_N	USB_85D	USB3_PCH_TX	USB3_EXTB_TX_C_N
USB_SMC_P	USB_85D	USB	USB_SMC_P
USB_SMC_N	USB_85D	USB	USB_SMC_N
USB_EXTC_P	USB_85D	USB	USB_EXTC_P
USB_EXTC_N	USB_85D	USB	USB_EXTC_N
USB_CAMERA_P	USB_85D	USB	USB_CAMERA_P
USB_CAMERA_N	USB_85D	USB	USB_CAMERA_N
USB_CAMERA_CONN_P	USB_85D	USB	USB_CAMERA_CONN_P
USB_CAMERA_CONN_N	USB_85D	USB	USB_CAMERA_CONN_N
USB_BT_P	USB_85D	USB	USB_BT_P
USB_BT_N	USB_85D	USB	USB_BT_N
USB_BT_CONN_P	USB_85D	USB	USB_BT_CONN_P
USB_BT_CONN_N	USB_85D	USB	USB_BT_CONN_N
USB_TPAD_P	USB_85D	USB	USB_TPAD_P
USB_TPAD_N	USB_85D	USB	USB_TPAD_N
USB_IR_P	USB_85D	USB	USB_IR_P
USB_IR_N	USB_85D	USB	USB_IR_N
PCH_USB_RBIAIS	PCH_USB_RBIAIS	PCH_USB_RBIAIS	PCH_USB_RBIAIS
PCH_CLK100M_PCH_P	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_PCH_P
PCH_CLK100M_PCH_N	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_PCH_N
PCH_CLK96M_DOT_P	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P
PCH_CLK96M_DOT_N	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N
PCH_CLK100M_SATA_P	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P
PCH_CLK100M_SATA_N	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N
PCH_CLK1433M_REPCLK	CLK_PCIE_90D	CLK_PCIE	PCH_CLK1433M_REPCLK
PCH_CLK33M_PCIEIN	CLK_PCIE_90D	CLK_PCIE	PCH_CLK33M_PCIEIN

SYNC MASTER=K901_MLS SYNC DATE=02/15/2011
PAGE TITLE
PCH Constraints 1
DRAWING NUMBER 051-9058
REVISION 6.0.0
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
BRANCH
PAGE 102 OF 109
SHEET 80 OF 86

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	5MIL	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_50S	ENET_3X		BCMS764_CLK25M_XTALI
ENET_50S	ENET_3X		BCMS764_CLK25M_XTALO
ENET_50S	ENET_3X		ENET_RESET_L
ENET_MDI	ENET_MDI		ENET_MDI_P<3..0>
ENET_MDI	ENET_MDI		ENET_MDI_N<3..0>
ENET_CR_DATA	ENET_CR_DATA		ENET_CR_DATA<7..0>
ENET_CR_DATA	ENET_CR_DATA		ENET_CR_CMD
ENET_CR_CLK	ENET_CR_DATA		ENET_CR_CLK
ENET_CR_DATA	ENET_CR_DATA		SDCONN_DATA<7..0>
ENET_CR_DATA	ENET_CR_DATA		SDCONN_CMD
ENET_CR_CLK	ENET_CR_DATA		SDCONN_CLK
ENET_CR_CLK	ENET_CR_DATA		SDCONN_CLK_L

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_P0_TPA	FW_TP		FW_P0_TPA_P
FW_P0_TPA	FW_TP		FW_P0_TPA_N
FW_P0_TPB	FW_TP		FW_P0_TPB_P
FW_P0_TPB	FW_TP		FW_P0_TPB_N
FW_P1_TPA	FW_TP		FW_P1_TPA_P
FW_P1_TPA	FW_TP		FW_P1_TPA_N
FW_P1_TPB	FW_TP		FW_P1_TPB_P
FW_P1_TPB	FW_TP		FW_P1_TPB_N
Port 2 Not Used			

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
Ethernet/FW Constraints			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		104 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		82 OF 86	
IV ALL RIGHTS RESERVED			

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML C P<3..0>	33
DP T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML C N<3..0>	33
DP T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML P<3..0>	33
DP T29SNK0_ML	DP_85D	DP_ECH_TX	DP T29SNK0 ML N<3..0>	33
DP T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH C P	33
DP T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH C N	33
DP T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH P	33
DP T29SNK0_AUXCH	DP_85D	DP_ECH	DP T29SNK0 AUXCH N	33
DP T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML C P<3..0>	33
DP T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML C N<3..0>	33
DP T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML P<3..0>	33
DP T29SNK1_ML	DP_85D	DP_ECH_TX	DP T29SNK1 ML N<3..0>	33
DP T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH C P	33
DP T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH C N	33
DP T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH P	33
DP T29SNK1_AUXCH	DP_85D	DP_ECH	DP T29SNK1 AUXCH N	33
DP T29SRC_ML	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>	33
DP T29SRC_ML	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>	33
DP T29SRC_AUXCH	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P	33
DP T29SRC_AUXCH	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N	33
T29_I2C_55S	T29_I2C	T29_I2C	I2C T29_SCL	33 48
T29_I2C_55S	T29_I2C	T29_I2C	I2C T29_SDA	33 48
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29 SPI_CLK	33
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29 SPI_MOSI	33
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29 SPI_MISO	33
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29 SPI_CS_L	33
T29DP_80D	T29DP	T29DP	T29 R2D C P<3..0>	33 75
T29DP_80D	T29DP	T29DP	T29 R2D C N<3..0>	33 75
T29DP_100D	T29DP	T29DP	T29 D2R P<3..0>	33 75
T29DP_100D	T29DP	T29DP	T29 D2R N<3..0>	33 75

Only used on hosts supporting T29 video-in

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
T29_R2D0	T29DP_80D	T29DP	T29 R2D P<0>	75
T29_R2D0	T29DP_80D	T29DP	T29 R2D N<0>	75
T29_R2D1	T29DP_80D	T29DP	T29 R2D P<1>	75
T29_R2D1	T29DP_80D	T29DP	T29 R2D N<1>	75
T29DP_80D	T29DP	T29DP	T29 R2D C F P<1..0>	75
T29DP_80D	T29DP	T29DP	T29 R2D C F N<1..0>	75
T29DP_100D	T29DP	T29DP	T29 D2R C P<0>	75 76
T29DP_100D	T29DP	T29DP	T29 D2R C N<0>	75 76
T29DP_100D	T29DP	T29DP	T29 D2R C P<1>	75 76
T29DP_100D	T29DP	T29DP	T29 D2R C N<1>	75 76
T29DP_100D	T29DP	T29DP	T29DPA D2R1 AUXCH P	76
T29DP_100D	T29DP	T29DP	T29DPA D2R1 AUXCH N	76
T29DP_80D	T29DP	T29DP	DP SDRVA ML C P<3..0>	75
T29DP_80D	T29DP	T29DP	DP SDRVA ML C N<3..0>	75
T29DP_80D	T29DP	T29DP	DP SDRVA ML R P<3..0>	75
T29DP_80D	T29DP	T29DP	DP SDRVA ML R N<3..0>	75
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<2..0:2>	83
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<2..0:2>	83
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML P<3..1:2>	75
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML N<3..1:2>	75
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH P	75
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH N	75
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH C P	75
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH C N	75
T29DP_80D	T29DP	T29DP	T29DPA ML P<3..0>	75 76
T29DP_80D	T29DP	T29DP	T29DPA ML N<3..0>	75 76
T29DP_80D	T29DP	T29DP	T29DPA ML C P<3..0>	75 76
T29DP_80D	T29DP	T29DP	T29DPA ML C N<3..0>	75 76
T29DP_80D	T29DP	T29DP	DP A EXT AUXCH P	75 76
T29DP_80D	T29DP	T29DP	DP A EXT AUXCH N	75 76
T29_R2D2	T29DP_80D	T29DP	T29 R2D P<2>	75
T29_R2D2	T29DP_80D	T29DP	T29 R2D N<2>	75
T29_R2D3	T29DP_80D	T29DP	T29 R2D P<3>	75
T29_R2D3	T29DP_80D	T29DP	T29 R2D N<3>	75
T29DP_80D	T29DP	T29DP	T29 R2D C F P<3..2>	75
T29DP_80D	T29DP	T29DP	T29 R2D C F N<3..2>	75
T29DP_100D	T29DP	T29DP	T29 D2R C P<2>	75
T29DP_100D	T29DP	T29DP	T29 D2R C N<2>	75
T29DP_100D	T29DP	T29DP	T29 D2R C P<3>	75
T29DP_100D	T29DP	T29DP	T29 D2R C N<3>	75
T29DP_100D	T29DP	T29DP	T29DPB D2R3 AUXCH P	75
T29DP_100D	T29DP	T29DP	T29DPB D2R3 AUXCH N	75
T29DP_80D	T29DP	T29DP	DP SDRVB ML C P<3..0>	75
T29DP_80D	T29DP	T29DP	DP SDRVB ML C N<3..0>	75
T29DP_80D	T29DP	T29DP	DP SDRVB ML R P<3..0>	75
T29DP_80D	T29DP	T29DP	DP SDRVB ML R N<3..0>	75
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML P<2..0:2>	83
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML N<2..0:2>	83
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML P<3..1:2>	75
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML N<3..1:2>	75
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH P	75
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH N	75
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH C P	75
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH C N	75
T29DP_80D	T29DP	T29DP	T29DPB ML P<3..0>	75
T29DP_80D	T29DP	T29DP	T29DPB ML N<3..0>	75
T29DP_80D	T29DP	T29DP	T29DPB ML C P<3..0>	75
T29DP_80D	T29DP	T29DP	T29DPB ML C N<3..0>	75
T29DP_80D	T29DP	T29DP	DP B EXT AUXCH P	75
T29DP_80D	T29DP	T29DP	DP B EXT AUXCH N	75

Only used on dual-port hosts.

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
PAGE TITLE			
T29 Constraints		DRAWING NUMBER	SIZE
Apple Inc.		051-9058	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		105 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		83 OF 86	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_TYPE	SIZE
	PHYSICAL	SPACING		
SMBUS_SMC_A_G3_SCL	SMB_50G	0MM	SMBUS_SMC_2_G3_SCL	6 45 48
SMBUS_SMC_A_G3_SDA	SMB_50G	0MM	SMBUS_SMC_2_G3_SDA	6 45 48
SMBUS_SMC_B_G0_SCL	SMB_50G	0MM	SMBUS_SMC_1_G0_SCL	45 48
SMBUS_SMC_B_G0_SDA	SMB_50G	0MM	SMBUS_SMC_1_G0_SDA	45 48
SMBUS_SMC_D_G0_SCL	SMB_50G	0MM	SMBUS_SMC_0_G0_SCL	45 48
SMBUS_SMC_D_G0_SDA	SMB_50G	0MM	SMBUS_SMC_0_G0_SDA	45 48
SMBUS_SMC_H0A_SCL	SMB_50G	0MM	SMBUS_SMC_5_G3_SCL	6 45 48
SMBUS_SMC_H0A_SDA	SMB_50G	0MM	SMBUS_SMC_5_G3_SDA	6 45 48
SMBUS_SMC_M0MT_SCL	SMB_50G	0MM	SMBUS_SMC_3_SCL	45 48
SMBUS_SMC_M0MT_SDA	SMB_50G	0MM	SMBUS_SMC_3_SDA	45 48

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_TYPE	SIZE
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	64
	1TO1_DIFFPAIR		CHGR_CSI_N	64
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	64
	1TO1_DIFFPAIR		CHGR_CSO_N	64

D

D

C


C

B

B

A

A

SYNC MASTER=K901 MLB		SYNC DATE=02/15/2011	
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-9058	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 109
		SHEET	84 OF 86

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_L701_550	*	+1:1_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_L701_550	*	+1:1_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2:1_SPACING	?
THERM	*	+2:1_SPACING	?
AUDIO	*	+2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20M
MEM_CMD	GND	*	GND_P20M
MEM_CTL	GND	*	GND_P20M
MEM_DATA	GND	*	GND_P20M
MEM_SIGS	GND	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIe_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.076 MM OVERRIDE	30 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
CLK_PCIE_90D OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

J30 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENETCONN_P<3..0>			
ENETCONN_R<3..0>			
SATA_Q0D	SATA_RCH_VY	SATA_Q0D_D2R_C_P	
SATA_Q0D	SATA_RCH_VY	SATA_Q0D_D2R_C_N	
SATA_Q0D	SATA_RCH_VY	SATA_HDD_D2R_EDROUT_P	
SATA_Q0D	SATA_RCH_VY	SATA_HDD_D2R_EDROUT_N	
SATA_Q0D	SATA_RCH_VY	SATA_HDD_R2D_EDRIN_P	
SATA_Q0D	SATA_RCH_VY	SATA_HDD_R2D_EDRIN_N	
SATA_Q0D	SATA_RCH_VY	SATA_HDD_D2R_EDRIN_P	
SATA_Q0D	SATA_RCH_VY	SATA_HDD_D2R_EDRIN_N	
SATA_Q0D	SATA_RCH_VY	SATA_HDD_R2D_EDROUT_P	
SATA_Q0D	SATA_RCH_VY	SATA_HDD_R2D_EDROUT_N	
THERM_D1_P			
THERM_D1_N			
THERM_D2_P			
THERM_D2_N			
T29_THERMD_P			
T29_THERMD_N			
T29THERMS_D2_P			
T29THERMS_D2_N			
ISNS_HS_COMPUTING_N			
ISNS_HS_COMPUTING_P			
ISNS_HS_OTHER_N			
ISNS_HS_OTHER_P			
CPUVCCIOS0_CS_N			
CPUVCCIOS0_CS_P			
CPUI MVP ISNS1_P			
CPUI MVP ISNS1_N			
CPUI MVP ISNS2_P			
CPUI MVP ISNS2_N			
CPUI MVP ISNS1G_P			
CPUI MVP ISNS1G_N			
CPUI MVP ISNS2G_P			
CPUI MVP ISNS2G_N			
CPUI MVP ISUM_R_P			
CPUI MVP ISUM_R_N			
CPUI MVP ISUMG_R_P			
CPUI MVP ISUMG_R_N			
CPUI MVP ISUMG_P			
CPUI MVP ISUMG_N			
CPUI MVP ISNS_P			
CPUI MVP ISNS_N			
VCCHEAD_CS_P			
VCCHEAD_CS_N			
CPUI MVP ISUMG_P			
CPUI MVP ISUMG_N			
CPU_THERMD_P			
CPU_THERMD_N			
ISNS_5V_S0_HDD_P			
ISNS_5V_S0_HDD_N			
ISNS_5V_S0_HDD_R_P			
ISNS_5V_S0_HDD_R_N			
ISNS_LCDBELT_N			
ISNS_LCDBELT_P			
ISNS_IV5_83_DDR_P			
ISNS_IV5_83_DDR_N			
ISNS_IV5_83_DDR_R_P			
ISNS_IV5_83_DDR_R_N			
LVDS_CONN_A_CLK_P_N			
LVDS_CONN_A_CLK_P_P			

J30 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	
PCIE_CLK100M_AP_CONN_P	CLK_PCIE_90D	CLK_PCIE	
PCIE_CLK100M_AP_CONN_N	CLK_PCIE_90D	CLK_PCIE	
CHGR_CSI_R_P	LVTL_DIFFPAIR		
CHGR_CSI_R_N	LVTL_DIFFPAIR		
CHGR_CSO_R_P	LVTL_DIFFPAIR		
CHGR_CSO_R_N	LVTL_DIFFPAIR		
SPK_OUT	DIFFPAIR	AUDIO	
SPK_OUT	DIFFPAIR	AUDIO	
SPK_OUT	DIFFPAIR	AUDIO	
SPK_OUT	DIFFPAIR	AUDIO	
SPK_OUT	DIFFPAIR	AUDIO	
SPK_OUT	DIFFPAIR	AUDIO	
SSM2315_SUB_N	LVTL_DIFFPAIR	AUDIO	
SSM2315_SUB_P	LVTL_DIFFPAIR	AUDIO	
SSM2315_L_N	LVTL_DIFFPAIR	AUDIO	
SSM2315_L_P	LVTL_DIFFPAIR	AUDIO	
SSM2315_R_N	LVTL_DIFFPAIR	AUDIO	
SSM2315_R_P	LVTL_DIFFPAIR	AUDIO	
AUD_LO2_N_R	LVTL_DIFFPAIR	AUDIO	
AUD_LO2_P_R	LVTL_DIFFPAIR	AUDIO	
AUD_LO1_N_R	LVTL_DIFFPAIR	AUDIO	
AUD_LO1_P_R	LVTL_DIFFPAIR	AUDIO	
AUD_LO2_N_L	LVTL_DIFFPAIR	AUDIO	
AUD_LO2_P_L	LVTL_DIFFPAIR	AUDIO	
SPKRAMP_INL_P	LVTL_DIFFPAIR	AUDIO	
SPKRAMP_INL_N	LVTL_DIFFPAIR	AUDIO	
SPKRAMP_INR_P	LVTL_DIFFPAIR	AUDIO	
SPKRAMP_INR_N	LVTL_DIFFPAIR	AUDIO	
SPKRAMP_INSUB_P	LVTL_DIFFPAIR	AUDIO	
SPKRAMP_INSUB_N	LVTL_DIFFPAIR	AUDIO	
USB_TPAD_R_P	USB_85D		
USB_TPAD_R_N	USB_85D		
PP1V3_85	SR_POWER		
PP1V3_80	SR_POWER		
PP1V5_SRS0	SR_POWER		
GND	GND		

SYNC MASTER=K901_MLS SYNC DATE=02/15/2011

Project Specific Constraints

Apple Inc.

DRAWING NUMBER: 051-9058 SIZE: D

REVISION: 6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 108 OF 109

SHEET: 85 OF 86

K90i Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL3, ISL4, ISL9, ISL10, ISL11, ISL12, ISL13, ISL14, ISL15, ISL16, ISL17, ISL18, ISL19, ISL20, ISL21, ISL22, ISL23, ISL24, ISL25, ISL26, ISL27, ISL28, ISL29, ISL30, ISL31, ISL32, ISL33, ISL34, ISL35, ISL36, ISL37, ISL38, ISL39, ISL40, ISL41, ISL42, ISL43, ISL44, ISL45, ISL46, ISL47, ISL48, ISL49, ISL50, ISL51, ISL52, ISL53, ISL54, ISL55, ISL56, ISL57, ISL58, ISL59, ISL60, ISL61, ISL62, ISL63, ISL64, ISL65, ISL66, ISL67, ISL68, ISL69, ISL70, ISL71, ISL72, ISL73, ISL74, ISL75, ISL76, ISL77, ISL78, ISL79, ISL80, ISL81, ISL82, ISL83, ISL84, ISL85, ISL86, ISL87, ISL88, ISL89, ISL90, ISL91, ISL92, ISL93, ISL94, ISL95, ISL96, ISL97, ISL98, ISL99, ISL100				ISL1, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, ISL14, ISL15, ISL16, ISL17, ISL18, ISL19, ISL20, ISL21, ISL22, ISL23, ISL24, ISL25, ISL26, ISL27, ISL28, ISL29, ISL30, ISL31, ISL32, ISL33, ISL34, ISL35, ISL36, ISL37, ISL38, ISL39, ISL40, ISL41, ISL42, ISL43, ISL44, ISL45, ISL46, ISL47, ISL48, ISL49, ISL50, ISL51, ISL52, ISL53, ISL54, ISL55, ISL56, ISL57, ISL58, ISL59, ISL60, ISL61, ISL62, ISL63, ISL64, ISL65, ISL66, ISL67, ISL68, ISL69, ISL70, ISL71, ISL72, ISL73, ISL74, ISL75, ISL76, ISL77, ISL78, ISL79, ISL80, ISL81, ISL82, ISL83, ISL84, ISL85, ISL86, ISL87, ISL88, ISL89, ISL90, ISL91, ISL92, ISL93, ISL94, ISL95, ISL96, ISL97, ISL98, ISL99, ISL100				MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+50_OHM_SE	+50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.080 MM	0.080 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.165 MM			
40_OHM_SE	ISL10	N	0.126 MM	0.126 MM	-STANDARD	-STANDARD	-STANDARD
40_OHM_SE	ISL3, ISL4, ISL9	Y	0.126 MM	0.126 MM	-STANDARD	-STANDARD	-STANDARD
40_OHM_SE	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.190 MM	0.1 MM			
37_OHM_SE	ISL10	N	0.145 MM	0.1 MM	-STANDARD	-STANDARD	-STANDARD
37_OHM_SE	ISL3, ISL4, ISL9	Y	0.145 MM	0.1 MM	-STANDARD	-STANDARD	-STANDARD
37_OHM_SE	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
274_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
274_OHM_SE	*	Y	0.235 MM	0.2 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.070 MM	0.070 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
72_OHM_DIFF	ISL10	N	0.140 MM	0.140 MM		0.190 MM	0.190 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.101 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.101 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.1 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.091 MM	0.091 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.091 MM	0.091 MM		0.180 MM	0.180 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.111 MM	0.111 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.076 MM	0.076 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.076 MM	0.076 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.068 MM	0.068 MM		0.250 MM	0.250 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.068 MM	0.068 MM		0.250 MM	0.250 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.081 MM	0.081 MM		0.250 MM	0.250 MM

NOTE: These are Intel recommended impedances for PEG, unused on K90i.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.145 MM			
48_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	-DEFAULT	?
BGA_P2MM	*	-DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
6X_DIELECTRIC	*	0.420 MM	?
7X_DIELECTRIC	*	0.490 MM	?

www.qdzbwx.com

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

SYNC MASTER=K90i_MLS		SYNC DATE=02/15/2011	
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	051-9058
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	109 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	86 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			