

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbwx.com

SCHEM,MLB_KEPLER_2PHASE,J31

FRB & RISK RAMP 02/15/12

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2012-02-15

Page	Contents	Sync	Date
1	Table of Contents	MASTER	MASTER
2	Revision History	J31_MLB	04/19/2011
3	Power Block Diagram	K17_REF	06/30/2009
4	Revision History	MASTER	MASTER
5	BOM Configuration	K17_REF	05/28/2009
6	Functional / ICT Test	K18_MLB	04/27/2010
7	Power Aliases	J31_MLB	08/29/2011
8	Signal Aliases	K18_MLB	04/27/2010
9	CPU DMI/PEG/FDI/RSVD	J5_MLB	03/11/2011
10	CPU CLOCK/MISC/JTAG	K92_MLB	08/03/2010
11	CPU DDR3 INTERFACES	K92_SUMA	06/15/2010
12	CPU POWER	K92_MLB	08/03/2010
13	CPU POWER AND GND	K92_SUMA	06/15/2010
14	CPU DECOUPLING-I	K92_MLB	08/19/2010
15	CPU DECOUPLING-II	K92_MLB	08/19/2010
16	PCH SATA/PCIe/CLK/LPC/SPI	J31_ANNIE	06/02/2011
17	PCH DMI/FDI/PM/Graphics	J5_MLB	05/26/2011
18	PCH PCI/USB/TP/RSVD	J31_ANNIE	06/02/2011
19	PCH GPIO/MISC/NCTF	J31_ANNIE	06/02/2011
20	PCH POWER	J5_MLB	03/21/2011
21	PCH GROUNDS	J5_MLB	03/21/2011
22	PCH DECOUPLING	J5_MLB	05/26/2011
23	CPU & PCH XDP	J31_ANNIE	06/09/2011
24	Chipset Support	K92_MLB	07/06/2010
25	USB HUB & MUX	J31_LINDA	09/16/2011
26	CPU Memory S3 Support	K18_MLB	04/27/2010
27	DDR3 SO-DIMM Connector A	K92_SUMA	06/23/2010
28	DDR3 Byte/Bit Swaps	K92_SUMA	05/10/2010
29	DDR3 SO-DIMM Connector B	K92_SUMA	06/23/2010
30	SD Card Connector	J31_YONAS	10/25/2011
31	DDR3/FRAMEBUF VREF MARGINING	J31_ANNIE	06/09/2011
32	X19/ALS/CAMERA CONNECTOR	J30_MLB	11/11/2011
33	Thunderbolt Host (1 of 2)	T29_REF	06/14/2011
34	Thunderbolt Host (2 of 2)	T29_REF	06/14/2011
35	Thunderbolt Power Support	T29_REF	06/22/2011
36	ETHERNET PHY (CAESAR IV)	K91_ERIC	10/11/2010
37	Ethernet Connector	K91_TRINHDI	05/26/2010
38	FireWire LLC/PHY (FW643)	K18_MLB	04/27/2010
39	FireWire Port & PHY Power	K91_MLB	06/17/2011
40	FireWire Connector	T27_REF	06/10/2010
41	SATA Redriver/Conn, IR, SIL	J31_YONAS	11/17/2011
42	External A USB3 Connector	J31_LINDA	09/21/2011
43	External B USB3 Connector	J30_MLB	08/04/2011
44	Front Flex Support	K18_MLB	04/27/2010
45	SMC	J31_YONAS	12/19/2011

Page	Contents	Sync	Date
46	SMC Support	J31_YONAS	01/19/2012
47	LPC+SPI Debug Connector	J5_MLB	05/26/2011
48	SMBus Connections	K18_MLB	04/27/2010
49	Power Sensors: Load Side	J31_YONAS	01/19/2012
50	Power Sensors: High Side, CPU, AXG	J31_YONAS	10/25/2011
51	Thermal Sensors	J31_YONAS	09/08/2011
52	Fan Connectors	K18_MLB	04/27/2010
53	WELLSRING 1	J30_MLB	06/10/2011
54	WELLSRING 2	J31_LINDA	07/01/2011
55	Digital Accelerometer	J31_YONAS	08/11/2011
56	SPI ROM	K91_BEN	06/08/2010
57	AUDIO: CODEC/REGULATOR	J31_AUDIO	10/26/2011
58	AUDIO: LINE INPUT FILTER	J31_AUDIO	10/26/2011
59	AUDIO: DETECT/MIC BIAS	J31_AUDIO	10/26/2011
60	AUDIO: HEADPHONE FILTER	J31_AUDIO	10/26/2011
61	AUDIO: SPEAKER AMP	J31_AUDIO	10/26/2011
62	AUDIO: JACKS	J31_AUDIO	10/26/2011
63	AUDIO: JACK TRANSLATORS	J31_AUDIO	10/26/2011
64	DC-In & Battery Connectors	J31_JACK	09/02/2011
65	PBus Supply & Battery Charger	J31_JACK	11/14/2011
66	System Agent Supply	J31_JACK	09/14/2011
67	5V / 3.3V Power Supply	J31_JACK	11/09/2011
68	1.5V DDR3 Supply	J31_JACK	07/07/2011
69	CPU IMVP7 & AXG VCore Regulator	J31_JACK	11/11/2011
70	CPU IMVP7 & AXG VCore Output	J31_JACK	11/11/2011
71	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	J31_JACK	09/19/2011
72	Misc Power Supplies	J31_JACK	06/10/2011
73	Power FETs	J31_MARY	05/05/2011
74	Power Control 1/ENABLE	J31_MARY	06/06/2011
75	KEPLER PCI-E	J31_SREE	10/25/2011
76	KEPLER CORE/FB POWER	D2_MLB_2P	01/18/2012
77	KEPLER FRAME BUFFER I/F	J31_SREE	10/25/2011
78	1V05 GPU / 1V35 FB POWER SUPPLY	J31_JACK	11/16/2011
79	GDDR5 Frame Buffer A	J31_SREE	10/25/2011
80	GDDR5 Frame Buffer B	J31_SREE	10/25/2011
81	KEPLER LVDS/DP/GPIO	J31_SREE	10/25/2011
82	KEPLER GPIOs,CLK & STRAPS	J31_SREE	11/16/2011
83	KEPLER PEX PWR/GNDS	J31_SREE	10/31/2011
84	GFX IMVP VCore Regulator	D2_MLB_2P	01/18/2012
85	LVDS Display Connector	K18_MLB	04/27/2010
86	Muxed Graphics Support	K92_MLB	11/21/2010
87	Thunderbolt MUXing A	J31_WILL	06/20/2011
88	Thunderbolt Connector A	T29_REF	06/14/2011
89	Graphics MUX (GMUX)	K91_MARY	08/03/2010
90	LCD Backlight Driver	J31_KIRAN	03/21/2011


Page	Contents	Sync	Date
91	PCH VCCIO (1.05V) POWER SUPPLY	J31_JACK	09/16/2011
92	Power Sequencing EG/PCH S0	J31_SREE	09/19/2011
93	CPU Constraints	K92_MLB	08/09/2010
94	Memory Constraints	K91_MLB	06/25/2011
95	PCH Constraints 1	K92_MLB	08/09/2010
96	PCH Constraints 2	J31_YONAS	05/05/2011
97	Ethernet/FW Constraints	K91_ERIC	08/03/2010
98	Thunderbolt Constraints	T29_REF	06/14/2011
99	SMC Constraints	J31_YONAS	08/11/2011
100	GPU (Kepler) CONSTRAINTS	K92_MLB	08/09/2010
101	Project Specific Constraints	K18_MLB	04/27/2010
102	PCB Rule Definitions	K18_MLB	04/27/2010
103	Power Sensors: SMC Extended	J31_YONAS	09/12/2011
104	Power Sensors: Debug ADC	J31_YONAS	09/12/2011
105	Power Sensors: CPU Ripple	J31_YONAS	08/24/2011

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9585	1	SCHEM,MLB_KEPLER_2PHASE,J31	SCH	CRITICAL	
820-3330	1	PCBP,MLB_KEPLER_2PHASE,J31	PCB	CRITICAL	


DRAWING ABBREVIATION: TITLE=MLB
LAST MODIFIED=Wed Feb 15 20:30:03 2012


DRAWING TITLE SCHEM,MLB_KEPLER,J31		
Apple Inc.	DRAWING NUMBER 051-9585	SIZE D
REVISION 3.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 1 OF 132		SHEET 1 OF 105



www.qdzbwx.com

SYNC MASTER=T31 MLB SYNC DATE=04/19/2011


Revision History		
 Apple Inc.	DRAWING NUMBER 051-9585	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 3.0.0	BRANCH
	PAGE 2 OF 132	SHEET
		2 OF 105



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
PAGE TITLE			
Power Block Diagram		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	PAGE
		3.0.0	3 OF 132
		BRANCH	SHEET
			3 OF 105

www.qdzbwx.com

www.vinafix.vn



SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		BRANCH	
3.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
4 OF 132		4 OF 105	

BOM VARIANTS - FSB

Table with 3 columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Lists various BOM variants like 639-3860, 639-3861, etc.

SUB BOMS

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists sub-bom items like 085-4620, 607-9557.

BOM GROUPS

Table with 2 columns: BOM GROUP, BOM OPTIONS. Lists groups like J31_COMMON, J31_COMMON1, etc.

Table with 2 columns: BOM GROUP, BOM OPTIONS. Lists options like VREF: PROD, VREF: ENG_M3, etc.

Module Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists module parts like 33784266, 33784267, etc.

Bar Code Labels / EEEE #'s

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists bar code labels like 826-4393.

Alternate Parts

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate parts like 157S0058, 152S0896, etc.

Programmables - All Builds

PSOC

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists PSOC parts like 341S3099, 341S3351, etc.

ETHERNET ROM

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists Ethernet ROM parts like 341S2830, 336S0042, etc.

SMC

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists SMC parts like 338S0895, 341S3258, etc.



EPT ROM

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists EPT ROM parts like 335S0740, 341S3257, etc.

PD Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists PD parts like 452-1708, 452-1708, etc.

BOM Configuration header with Apple logo, drawing number 051-9585, revision 3.0.0, and a disclaimer about proprietary property.



Functional / ICT Test

Apple Inc. 051-9585

DRAWING NUMBER: 051-9585 D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE: 7 OF 132


SHEET: 6 OF 105



SYNC MASTER=131 M.L.B.		SYNC DATE=08/29/2011	
PAGE TITLE		DRAWING NUMBER	
Apple Inc.		051-9585	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		8 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		7 OF 105	



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2016	
PAGE TITLE			
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	9 OF 132
		SHEET	8 OF 105



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0066	1	RES,MTL,F2M,1/16W,1K,0402,080,LF	R1031		EDP:YES
116S0090	1	RES,MTL,F2M,1/16W,10K,0402,080,LF	R1031		EDP:NO

CFG [7] : PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY APTER xxRESETS 0 = WAIT FOR BIOS
 CFG [6:5] : PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
 CFG [4] : eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
 CFG [3] : PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
 CFG [2] : PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI / PEG / FDI / RSVD


Apple Inc.


DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 10 OF 132 SHEET: 9 OF 105






SYNC DATE=06/15/2016

CPU DDR3 INTERFACES		
	Apple Inc.	DRAWING NUMBER 051-9585
		SIZE D
		REVISION 3.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	12 OF 132	
SHEET	11 OF 105	



NOTE: Intel validation sense lines per doc 439028 rev1.0
 HR_PPD sections 6.2.1 and 6.3.1.

SYNC MASTER=K92_MLB		SYNC DATE=08/03/2016	
CPU POWER			
	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH
			PAGE
			13 OF 132
			SHEET
			12 OF 105




PAGE TITLE		
CPU POWER AND GND		
	DRAWING NUMBER	051-9585
	REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE
		14 OF 132
		SHEET
		13 OF 105

CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 8x 1uF 0402 (NOSTUFF)
Apple Implementation: 4x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)


PLACEMENT_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT_NOTE (C1620-C1623):

Place near U1000 on bottom side




PLACEMENT_NOTE (C1624-C1645):

Place near inductors on bottom side



PLACEMENT_NOTE (C1640-C1644):

Place near inductors on bottom side




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402


PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side




Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



CPU VCCPLL DECOUPLING



DRAWING NUMBER		051-9585	SIZE	D
REVISION		3.0.0		
PAGE		16 OF 132		
SHEET		14 OF 105		


VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 8x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)
 Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)

13 12 7 =PEVVCORE_S0_CPU_VCCXAG


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402





CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 3x 10uF 0603, 3x 1uF 0402
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT_NOTE (C1758-C1762):


Place on bottom side of U1000




SYNC MASTER=K92_MLB		SYNC DATE=08/19/2016	
PAGE TITLE CPU DECOUPLING-II			
Apple Inc.		DRAWING NUMBER 051-9585	SIZE D
		REVISION 3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 17 OF 132
		SHEET	15 OF 105



PAGE TITLE		SYNC DATE=06/02/2011	
PCH SATA/PCIe/CLK/LPC/SPI			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9585	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		3.0.0	
II NOT TO REPRODUCE OR COPY IT		BRANCH	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	18 OF 132
IV ALL RIGHTS RESERVED		SHEET	16 OF 105




SYNC MASTER=J5 MLB		SYNC DATE=05/26/2011	
PAGE TITLE			
PCH DMI/FDI/PM/Graphics			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		BRANCH	
3.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
19 OF 132		17 OF 105	





OMIT_TABLE

Pin	Label	Value
NCX BG26	TP1	U1800
NCX BJ26	TP2	PANTHERPOINT
NCX BH25	TP3	MOBILE
NCX BJ16	TP4	FCBGA
NCX BG16	TP5	(5 OF 10)
NCX AH38	TP6	
NCX AH37	TP7	
NCX AK43	TP8	
NCX AK45	TP9	
NCX C18	TP10	
NCX H30	TP11	
NCX H3	TP12	
NCX AH12	TP13	
NCX AM4	TP14	
NCX AM5	TP15	
NCX Y13	TP16	
NCX K24	TP17	
NCX L24	TP18	
NCX AM46	TP19	
NCX AM45	TP20	
NCX B21	TP21	
NCX M20	TP22	
NCX AY16	TP23	
NCX BG46	TP24	

Pin	Label	Value
RSVD1 AX7	XNC	
RSVD2 AV7	XNC	
RSVD3 AU3	XNC	
RSVD4 BG4	XNC	
RSVD5 AT10	XNC	
RSVD6 BC8	XNC	
RSVD7 AU2	XNC	
RSVD8 AT4	XNC	
RSVD9 AT3	XNC	
RSVD10 AT1	XNC	
RSVD11 AY3	XNC	
RSVD12 AT5	XNC	
RSVD13 AV3	XNC	
RSVD14 AV1	XNC	
RSVD15 BB1	XNC	
RSVD16 BA3	XNC	
RSVD17 BB5	XNC	
RSVD18 BB3	XNC	
RSVD19 BB7	XNC	
RSVD20 BB8	XNC	
RSVD21 BD4	XNC	
RSVD22 BF6	XNC	
RSVD23 AV5	XNC	
RSVD24 AV10	XNC	
RSVD25 AT8	XNC	
RSVD26 AV5	XNC	
RSVD27 BA2	XNC	
RSVD28 AT12	XNC	
RSVD29 BF3	XNC	



- Ext A (XHCI/EHCI)
- Ext B (XHCI)
- Ext C (XHCI/EHCI)
- Ext D (XHCI) (Mobiles: Trackpad?)
- Unused
- RSVD: SD
- RSVD: WiFi
- USB Hub (All LS/FS Devices)
- Camera
- Ext B (EHCI)
- Ext D (EHCI)
- RSVD: BT (HS)
- Unused
- Unused



SYNC MASTER=J31 ANNE		SYNC DATE=06/02/2011	
PCH PCI/USB/TP/RSVD			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	20 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	18 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.

D

D

C



C

B


B

A


A



SYNC MASTER=J31 ANNE		SYNC DATE=06/02/2011	
PAGE TITLE: PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER: 051-9585	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:		REVISION: 3.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 21 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 19 OF 105	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J5.MLB		SYNC DATE=03/21/2011	
PCH POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		22 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20 OF 105	
IV ALL RIGHTS RESERVED			




OMIT_TABLE

H5	VSS	UI800	VSS	AK38
AA17	VSS	PANTHERPOINT	VSS	AK4
AA2	VSS	MOBILE	VSS	AK42
AA3	VSS	PCBGA	VSS	AK46
AA33	VSS	(9 OF 10)	VSS	AK8
AA34	VSS	VSS	VSS	AL16
AB11	VSS		VSS	AL17
AB14	VSS		VSS	AL19
AB39	VSS		VSS	AL2
AB4	VSS		VSS	AL21
AB43	VSS		VSS	AL23
AB5	VSS		VSS	AL26
AK7	VSS		VSS	AL27
AC19	VSS		VSS	AL31
AC2	VSS		VSS	AL33
AC21	VSS		VSS	AL34
AC24	VSS		VSS	AL48
AC33	VSS		VSS	AM11
AC34	VSS		VSS	AM14
AC48	VSS		VSS	AM36
AD10	VSS		VSS	AM39
AD11	VSS		VSS	AM43
AD12	VSS		VSS	AM45
AD13	VSS		VSS	AM46
AD19	VSS		VSS	AM7
AD24	VSS		VSS	AN2
AD26	VSS		VSS	AN29
AD27	VSS		VSS	AN3
AD33	VSS		VSS	AN31
AD34	VSS		VSS	AP12
AD36	VSS		VSS	AP19
AD37	VSS		VSS	AP28
AD38	VSS		VSS	AP30
AD39	VSS		VSS	AP32
AD4	VSS		VSS	AP38
AD40	VSS		VSS	AP4
AD42	VSS		VSS	AP42
AD43	VSS		VSS	AP46
AD45	VSS		VSS	AP8
AD46	VSS		VSS	AP2
AD8	VSS		VSS	AM48
AE2	VSS		VSS	AT11
AE3	VSS		VSS	AT13
AF10	VSS		VSS	AT18
AF12	VSS		VSS	AT22
AD14	VSS		VSS	AT26
AD16	VSS		VSS	AT28
AF16	VSS		VSS	AT30
AF19	VSS		VSS	AT32
AF24	VSS		VSS	AT34
AF26	VSS		VSS	AT39
AF27	VSS		VSS	AT42
AF29	VSS		VSS	AT46
AF31	VSS		VSS	AT7
AF38	VSS		VSS	AD24
AF4	VSS		VSS	AD30
AF42	VSS		VSS	AV11
AF46	VSS		VSS	AV16
AF5	VSS		VSS	AV20
AF7	VSS		VSS	AV24
AF8	VSS		VSS	AV30
AG19	VSS		VSS	AV38
AG2	VSS		VSS	AV4
AG21	VSS		VSS	AV43
AG48	VSS		VSS	AV8
AH11	VSS		VSS	AM14
AH3	VSS		VSS	AM18
AH36	VSS		VSS	AM2
AH39	VSS		VSS	AM22
AH40	VSS		VSS	AM26
AH42	VSS		VSS	AM28
AH46	VSS		VSS	AM32
AM7	VSS		VSS	AM34
AJ19	VSS		VSS	AM36
AJ21	VSS		VSS	AM40
AJ24	VSS		VSS	AM48
AJ33	VSS		VSS	AV12
AJ34	VSS		VSS	AV22
AK12	VSS		VSS	AV28
AK3	VSS		VSS	


OMIT_TABLE

AY4	VSS	UI800	VSS	H46
AY42	VSS	PANTHERPOINT	VSS	E18
AY46	VSS	MOBILE	VSS	E26
A28	VSS	PCBGA	VSS	E39
B11	VSS	(10 OF 10)	VSS	E46
B15	VSS	VSS	VSS	E7
B19	VSS		VSS	L18
B23	VSS		VSS	L2
B27	VSS		VSS	L20
B31	VSS		VSS	L26
B35	VSS		VSS	L28
B39	VSS		VSS	L36
B7	VSS		VSS	L48
F45	VSS		VSS	M12
BB12	VSS		VSS	F16
BB16	VSS		VSS	M18
BB20	VSS		VSS	M22
BB22	VSS		VSS	M24
BB24	VSS		VSS	M30
BB28	VSS		VSS	M32
BB30	VSS		VSS	M34
BB38	VSS		VSS	M38
BB4	VSS		VSS	M4
BB46	VSS		VSS	M42
BC14	VSS		VSS	M46
BC18	VSS		VSS	M8
BC2	VSS		VSS	M18
BC22	VSS		VSS	F30
BC26	VSS		VSS	M47
BC32	VSS		VSS	F11
BC34	VSS		VSS	F18
BC36	VSS		VSS	T33
BC40	VSS		VSS	F40
BC42	VSS		VSS	F43
BC48	VSS		VSS	F47
BD5	VSS		VSS	F7
BE22	VSS		VSS	E2
BE26	VSS		VSS	E48
BE40	VSS		VSS	T12
BF10	VSS		VSS	T31
BF12	VSS		VSS	T37
BF16	VSS		VSS	T4
BF20	VSS		VSS	M34
BF22	VSS		VSS	T46
BF24	VSS		VSS	T47
BF26	VSS		VSS	T8
BF28	VSS		VSS	V11
BD3	VSS		VSS	V17
BF30	VSS		VSS	V26
BF38	VSS		VSS	V27
BF40	VSS		VSS	V29
BF8	VSS		VSS	V31
BG17	VSS		VSS	V36
BG21	VSS		VSS	V39
BG33	VSS		VSS	V43
BG44	VSS		VSS	V7
BG8	VSS		VSS	M17
BH11	VSS		VSS	M19
BH15	VSS		VSS	M2
BH17	VSS		VSS	M27
BH19	VSS		VSS	M48
H10	VSS		VSS	Y12
BH27	VSS		VSS	Y4
BH31	VSS		VSS	Y42
BH33	VSS		VSS	Y46
BH35	VSS		VSS	Y8
BH39	VSS		VSS	
BH43	VSS		VSS	BG29
BH7	VSS		VSS	M24
D3	VSS		VSS	AJ3
D12	VSS		VSS	AD47
D16	VSS		VSS	
D18	VSS		VSS	
D22	VSS		VSS	B43
D24	VSS		VSS	BE10
D26	VSS		VSS	BG41
D30	VSS		VSS	
D32	VSS		VSS	G14
D34	VSS		VSS	H16
D38	VSS		VSS	
D42	VSS		VSS	T36
D8	VSS		VSS	
E18	VSS		VSS	BG22
E26	VSS		VSS	BG24
G18	VSS		VSS	C22
G20	VSS		VSS	AP13
G26	VSS		VSS	M14
G28	VSS		VSS	AP3
G36	VSS		VSS	AP1
G48	VSS		VSS	BE16
H12	VSS		VSS	BC16
H18	VSS		VSS	BG28
H22	VSS		VSS	BJ28
H24	VSS		VSS	
H26	VSS		VSS	
H30	VSS		VSS	
H32	VSS		VSS	
H34	VSS		VSS	
F3	VSS		VSS	

SYNC MASTER=J5 MLB		SYNC DATE=03/21/2011	
PCH GROUNDS			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 132
		SHEET	21 OF 105



SYNC MASTER=J5.MLB		SYNC DATE=05/26/2011	
PCH DECOUPLING			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	24 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	22 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support Page


1K series R on PCH Support Page

PCH/XDP Signal Isolation Notes:
 - Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
 Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
 - For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.


R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2500 and path to non-XDP signal destination.

SYNC MASTER=J31 ANNE		SYNC DATE=06/09/2011	
PAGE TITLE			
CPU & PCH XDP			
Apple Inc.		DRAWING NUMBER	051-9585
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.0.0
		PAGE	25 OF 132
		SHEET	23 OF 105


GPIO Glitch Prevention




Ethernet WAKE# Isolation




PCH Reset Button




SDCONN_STATE_CHANGE




ENET_MEDIA_SENSE ISOLATION CIRCUIT



Platform Reset Connections




System RTC Power Source & 32kHz / 25MHz Clock Generator



PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

PCH ME Disable Strap



Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	26 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	24 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1
 1 : 1


STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B

J5 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B




J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 J3X USE 197S0284 FOR Y2700 TO SAVE COST



TO CONNECT TP/KB TO PCH XHCI
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721

USB XHCI/EHCI2 PORT MUX FOR EXT B



PCH PORT 9 (EHCI2)
 PCH PORT 1 (XHCI)

SYNC MASTER=J31 LINDA		SYNC DATE=09/16/2011	
PAGE TITLE			
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		27 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		25 OF 105	
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$
 $MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$
 $MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPUMEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



SYNC MASTER=K18_MLB SYNC DATE=04/27/2011

PAGE TITLE: CPU Memory S3 Support

Apple Inc. DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 28 OF 132 SHEET: 26 OF 105

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

Page Notes

Power aliases required by this page:


- PPIV5_S3_MEM_A
- PPIV5_S3_MEM_A
- PPIV5_S3_MEM_A
- PPIV5_S3_MEM_VTT_A
- PPIV5_S3_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- I2C_S0D1MMA_SCL
- I2C_S0D1MMA_SDA

SKM options provided by this page:

(NONE)



SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2011	
PAGE TITLE			
DDR3 SO-DIMM Connector A		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 132	
IV ALL RIGHTS RESERVED		SHEET	
		27 OF 105	

	8	7	6	5	4	3	2	1
	CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0					
	MEM_A_DQS_N<0>	MEM_A_DQS_P<0>	MEM_B_DQS_N<0>	MEM_B_DQS_P<0>				
	MEM_A_DQ<7>	MEM_A_DQ<6>	MEM_B_DQ<7>	MEM_B_DQ<6>				
	MEM_A_DQ<5>	MEM_A_DQ<4>	MEM_B_DQ<5>	MEM_B_DQ<4>				
	MEM_A_DQ<3>	MEM_A_DQ<2>	MEM_B_DQ<3>	MEM_B_DQ<2>				
	MEM_A_DQ<1>	MEM_A_DQ<0>	MEM_B_DQ<1>	MEM_B_DQ<0>				
	CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1					
	MEM_A_DQS_N<1>	MEM_A_DQS_P<1>	MEM_B_DQS_N<1>	MEM_B_DQS_P<1>				
	MEM_A_DQ<15>	MEM_A_DQ<14>	MEM_B_DQ<15>	MEM_B_DQ<14>				
	MEM_A_DQ<13>	MEM_A_DQ<12>	MEM_B_DQ<13>	MEM_B_DQ<12>				
	MEM_A_DQ<11>	MEM_A_DQ<10>	MEM_B_DQ<11>	MEM_B_DQ<10>				
	MEM_A_DQ<9>	MEM_A_DQ<8>	MEM_B_DQ<9>	MEM_B_DQ<8>				
	CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2					
	MEM_A_DQS_N<2>	MEM_A_DQS_P<2>	MEM_B_DQS_N<2>	MEM_B_DQS_P<2>				
	MEM_A_DQ<23>	MEM_A_DQ<22>	MEM_B_DQ<23>	MEM_B_DQ<22>				
	MEM_A_DQ<21>	MEM_A_DQ<20>	MEM_B_DQ<21>	MEM_B_DQ<20>				
	MEM_A_DQ<19>	MEM_A_DQ<18>	MEM_B_DQ<19>	MEM_B_DQ<18>				
	MEM_A_DQ<17>	MEM_A_DQ<16>	MEM_B_DQ<17>	MEM_B_DQ<16>				
	CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3					
	MEM_A_DQS_N<3>	MEM_A_DQS_P<3>	MEM_B_DQS_N<3>	MEM_B_DQS_P<3>				
	MEM_A_DQ<31>	MEM_A_DQ<30>	MEM_B_DQ<31>	MEM_B_DQ<30>				
	MEM_A_DQ<29>	MEM_A_DQ<28>	MEM_B_DQ<29>	MEM_B_DQ<28>				
	MEM_A_DQ<27>	MEM_A_DQ<26>	MEM_B_DQ<27>	MEM_B_DQ<26>				
	MEM_A_DQ<25>	MEM_A_DQ<24>	MEM_B_DQ<25>	MEM_B_DQ<24>				
	CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4					
	MEM_A_DQS_N<4>	MEM_A_DQS_P<4>	MEM_B_DQS_N<4>	MEM_B_DQS_P<4>				
	MEM_A_DQ<39>	MEM_A_DQ<38>	MEM_B_DQ<39>	MEM_B_DQ<38>				
	MEM_A_DQ<37>	MEM_A_DQ<36>	MEM_B_DQ<37>	MEM_B_DQ<36>				
	MEM_A_DQ<35>	MEM_A_DQ<34>	MEM_B_DQ<35>	MEM_B_DQ<34>				
	MEM_A_DQ<33>	MEM_A_DQ<32>	MEM_B_DQ<33>	MEM_B_DQ<32>				
	CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5					
	MEM_A_DQS_N<5>	MEM_A_DQS_P<5>	MEM_B_DQS_N<5>	MEM_B_DQS_P<5>				
	MEM_A_DQ<47>	MEM_A_DQ<46>	MEM_B_DQ<47>	MEM_B_DQ<46>				
	MEM_A_DQ<45>	MEM_A_DQ<44>	MEM_B_DQ<45>	MEM_B_DQ<44>				
	MEM_A_DQ<43>	MEM_A_DQ<42>	MEM_B_DQ<43>	MEM_B_DQ<42>				
	MEM_A_DQ<41>	MEM_A_DQ<40>	MEM_B_DQ<41>	MEM_B_DQ<40>				
	CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6					
	MEM_A_DQS_N<6>	MEM_A_DQS_P<6>	MEM_B_DQS_N<6>	MEM_B_DQS_P<6>				
	MEM_A_DQ<55>	MEM_A_DQ<54>	MEM_B_DQ<55>	MEM_B_DQ<54>				
	MEM_A_DQ<53>	MEM_A_DQ<52>	MEM_B_DQ<53>	MEM_B_DQ<52>				
	MEM_A_DQ<51>	MEM_A_DQ<50>	MEM_B_DQ<51>	MEM_B_DQ<50>				
	MEM_A_DQ<49>	MEM_A_DQ<48>	MEM_B_DQ<49>	MEM_B_DQ<48>				
	CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7					
	MEM_A_DQS_N<7>	MEM_A_DQS_P<7>	MEM_B_DQS_N<7>	MEM_B_DQS_P<7>				
	MEM_A_DQ<63>	MEM_A_DQ<62>	MEM_B_DQ<63>	MEM_B_DQ<62>				
	MEM_A_DQ<61>	MEM_A_DQ<60>	MEM_B_DQ<61>	MEM_B_DQ<60>				
	MEM_A_DQ<59>	MEM_A_DQ<58>	MEM_B_DQ<59>	MEM_B_DQ<58>				
	MEM_A_DQ<57>	MEM_A_DQ<56>	MEM_B_DQ<57>	MEM_B_DQ<56>				

SYMC_MATTERS<32>_DMA SYMC_MATTERS<32>_DMA

DDR3 Byte/Bit Swaps

Apple Inc.

051-9585

3.0.0

30 OF 132

28 OF 105

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


Page Notes

Power aliases required by this page:
 ->PP1V5_S3_MEM_B
 ->PP1V5_S3_MEM_B
 ->PP0V75_S3_MEM_VTT_B
 ->PP0V75_S3_MEM_VTT_B
 ->PP0V75_S3_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 ->I2C_S0D3MEM_SCL
 ->I2C_S0D3MEM_SDA


MEM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2011	
PAGE TITLE			
DDR3 SO-DIMM Connector B		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	31 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	29 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SD Card Connector




516-0225
 CRITICAL
 J3300
 SD-CARD-K19-K24
 F-RT-TH

CRITICAL
 L3300
 47NH-1.30HM
 0402

SD Not Inserted, CARD_DETECT is OPEN.
 CAESAR-IV Card Detect is programmable,
 but a Silicon bug makes the active
 high case unusable.


SD Detect & Reset Logic

SDCONN_DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit
 Converts SDCONN from active-low level signal to active-high pulses.



SD Card 3.3V Overcurrent Protection

TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SYNC MASTER=J31 YONAS		SYNC DATE=10/25/2011	
PAGE TITLE SD Card Connector			
DRAWING NUMBER 051-9585		SIZE D	
REVISION 3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 33 OF 132	
		SHEET 30 OF 105	


NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.



RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+6.0mA - -6.0mA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J31 ANNE SYNC DATE=06/09/2011

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 34 OF 132
 SHEET: 31 OF 105



3V S3 WLAN FET


MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

CRITICAL
Q3550
DMP2018LKF
DFN2563-6



Supervisor & CLKFREG # Isolation
Delay = 60 ms +/- 20%

SYNC MASTER=J30 MLB		SYNC DATE=11/11/2011	
PAGE TITLE X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER 051-9585	SIZE D
		REVISION 3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE 35 OF 132	
		SHEET 32 OF 105	



SYNC MASTER=T29_REF SYNC DATE=06/14/2011

Thunderbolt Host (1 of 2)


Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

PAGE: 36 OF 132
 SHEET: 33 OF 105



Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=T29_REF		SYNC DATE=06/14/2011	
PAGE TITLE Thunderbolt Host (2 of 2)			
DRAWING NUMBER 051-9585		SIZE D	
REVISION 3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 37 OF 132		SHEET 34 OF 105	


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_S0_P3V3TBTFT (3.3V FET Input)
 - =PP3V3_TBT_FET (3.3V FET Output)
 - =PP3V3_S0_TBTWRCTL
 - =PP1V05_S0_P1V05TBTFT (1.05V FET Input)
 - =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 TBTBST:Y - Stuffs 15V boost circuitry.


Thunderbolt 15V Boost Regulator




Supervisor & CLKREQ# Isolation



3.3V Thunderbolt Switch





1.05V Thunderbolt Switch



SYNC MASTER=T29_REF		SYNC DATE=06/22/2011	
Thunderbolt Power Support			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
 If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
 If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
 Special Star routing needed on these pins. Decoupling on Pg 37.




SYNC MASTER=K91 ERIC		SYNC DATE=10/11/2011	
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PAGE TITLE		SYNC DATE=05/26/2010	
Ethernet Connector			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	40 OF 132
		SHEET	37 OF 105
		SIZE	D



SYNC MASTER=K18_MLB		SYNC DATE=04/27/2011	
PAGE TITLE			
FireWire LLC/PHY (FW643)			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	41 OF 132
		SHEET	38 OF 105
		SIZE	D


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V0FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
 Host can detect as load on TPBIAS signal.
 Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.



Dual-purpose output:
 1) 5K Pull-down Detect when FW_PWR_EN is low.
 2) FW643 WAKE# (PME#) when PHY is powered.
 Pull-up provided on another page.

3.3V FW Switch




U4201 & U4202

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

1.0V FW Switch



SYNC MASTER=K91_MLB SYNC DATE=06/17/2011

FireWire Port & PHY Power

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 42 OF 132
 SHEET: 39 OF 105

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
 FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
 (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)



Termination


Place close to FireWire PHY



Cable Power

CRITICAL
 L4310
 FERR-250-OHM


Note: Trace PPVP_FW_PORT1 must handle up to 5A




SYNC MASTER=T27_REF		SYNC DATE=06/10/2011	
PAGE TITLE			
FireWire Connector		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	43 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	40 OF 105
IV ALL RIGHTS RESERVED			

ODD Power Control

Note: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.




SATA ODD Connector




SATA OOB Comparator

Notes:
OOBD2R was OOB_TEMP, from SSD, to SMC
OOBR2D was TEMP_CTL, from SMC, to SSD




SATA HDD Connector (Gen3)



SATA Redriver

Internally PD -150K
Write:0xB6 Read:0xB7

ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9



SYNCH MASTER=J31 YONAS SYNC DATE=11/17/2011

SATA Redriver/Conn, IR, SIL

Apple Inc.


DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE: 45 OF 132
SHEET: 41 OF 105

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

USB Port A (Front Port)




Mojo SMC Debug Mux



SYNC MASTER=J31 LINDA		SYNC DATE=09/21/2011	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


USB Port B (Back Port)




NOTE: Swapped pin4 and 5, pin6 and 7 for layout.

SYNC MASTER=J30_MLB		SYNC DATE=08/04/2011	
External B USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		47 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		43 OF 105	
IV ALL RIGHTS RESERVED			

IR SUPPORT



SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE Front Flex Support			
		DRAWING NUMBER 051-9585	SIZE D
		REVISION 3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	48 OF 132
		SHEET	44 OF 105




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J31 YONAS		SYNC DATE=12/19/2011	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		49 OF 132	
		SHEET	
		45 OF 105	

SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




Note:
ADC10 and ADC11 are
share with comparators
on Stack Board.




SMC Crystal Circuit




System (Sleep) LED Circuit



S4 HPD SMC Wake Source





SMC12 Peci Support





SMC12 SPI Support

Series resistors are no stuffed until the
topology of 2 SPI Masters are verified.




SMC12 Eng Pkg Support

Eng Package requires 1.2V ON SMC_ADC23 pin.



BATLOW# Isolation



SYNC MASTER=J31 YONAS SYNC DATE=01/19/2012

Apple Inc.

SMC Support

DRAWING NUMBER: 051-9585

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE: 50 OF 132

SHEET: 46 OF 105


D

D

LPC+SPI Connector



SPI Bus Series Termination



C

C


B

B

A

A

SYNC MASTER=J5 MLB		SYNC DATE=05/26/2011	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9585	D
		REVISION	3.0.0
		BRANCH	
		PAGE	51 OF 132
		SHEET	47 OF 105




SYNC MASTER=K18_MLB		SYNC DATE=04/27/2011	
PAGE TITLE			
SMBus Connections		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		52 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		48 OF 105	


GPU Core Load Side Current Sense (IG0C)

Gain: 130.2x, EDP: 25 A
 Rsense: 0.001 (R8940)
 V across Rsense: 25 mV
 Gain needed: 132.0x

Gain Number needs Updating!




PBUS Voltage Sense & Enable (VP0R)




CPU VCCIO 1.05V Load Side Current Sense (IC1C)

Gain: 161.5x, EDP: 20 A
 Rsense: 0.001 (R7640)
 V across Rsense: 20 mV
 Gain needed: 165x




DC-In Voltage Sense & Enable (VD0R)




CPU VCCSA Load Side Current Sense (IC2C)


Gain: 549x, EDP: 6A
 Rsense: 0.001 (R7140)
 V across Rsense: 6mV
 Gain needed: 550x



CPU Core Voltage Sense (VC0C)




CPU VCCSA Voltage Sense (VC2C)




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,100K,201	C5358,C5327,C5367		LOADISNS:NO

DDR 1.5V S3 (Memory) Current Sense (IM0C)


Gain: 200x, EDP: 9A
 Rsense: 0.001 (R5370)
 V across Rsense: 9 mV
 Gain needed: 336.7x



AXG Core Voltage Sense (VN0C)



GPU Core Voltage Sense (VG0C)



SYNC MASTER=J31 YONAS SYNC DATE=01/19/2012

Power Sensors: Load Side

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D


REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 53 OF 132 SHEET: 49 OF 105


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 22.8 A
 Rsense: 0.003 (R5400)
 V across Rsense: 68.4 mV
 Gain needed: 48.25x




GPU High Side Current Sense (IG0R)

Gain: 200x, EDP: 5.2 A (Kepler)
 Rsense: 0.003 (R5410)
 V across Rsense: 15.6 mV
 Gain needed: 211.54x (Kepler)




OTHER High Side Current Sense (IO0R)

Gain: 50x, EDP: 10.3 A
 Rsense: 0.005 (R5430)
 V across Rsense: 51.5 mV
 Gain needed: 64.1x




Charger (BMON Prod) Current Sense (IPBR)

Charger Gain: 36x
 Rsense: 0.010 (R7050)
 Max Measured I: 9.2 A




DC-In (AMON) Current Sense (ID0R)

Charger Gain: 20x
 Rsense: 0.020 (R7020)
 Max Measured I: 8.3 A




CPU Core Load Side Current Sense (IC0C)

Gain: 136.1x, EDP: 97 A
 Rsense: 3x of 0.00075 (R7510, R7520, R7530), Raum: 0.00025.
 V across Rsense: 24.25 mV
 Gain needed: 136.1x



AXG Core Load Side Current Sense (IN0C)

Gain: 185.5x, EDP: 46 A
 Rsense: 2x of 0.00075 (R7550, R7560), Raum: 0.000375.
 V across Rsense: 17.25 mV
 Gain needed: 191.3x



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780008	2	RES.100K,201	C5451,C5461		LOADISNS:NO

SYNC MASTER=J31 YONAS SYNC DATE=10/25/2011

Power Sensors: High Side, CPU, AXG

Apple Inc.


DRAWING NUMBER: 051-9585
 REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 54 OF 132
 SHEET: 50 OF 105


Thermal Sensor A:
GPU Proximity, GPU Die, Left Heat Pipe, Right Fin Stack

I2C Write: 0x98, I2C Read: 0x99




Thermal Sensor B:
CPU Proximity, Memory Proximity, T29/PCH Proximity, LVDS Proximity (Airflow)


I2C Write: 0x98, I2C Read: 0x99



Thermal Sensor: T29 Die




SYNC MASTER=J31 YONAS		SYNC DATE=09/08/2011	
PAGE TITLE: Thermal Sensors			
Apple Inc.		DRAWING NUMBER: 051-9585	SIZE: D
		REVISION: 3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 55 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 51 OF 105	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE: Fan Connectors			
DRAWING NUMBER: 051-9585		SIZE: D	
REVISION: 3.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 56 OF 132	
		SHEET: 52 OF 105	


PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector




FF14-30A-R11B-B-3H
J5713
CRITICAL
518S0637

TPAD Buttons Disable



SMC Manual Reset & Isolation


Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDED with MSP power to isolate when MSP is not powered. No IPD on OE input pin PP3V3_S4 (symbol error).




SYNC_MASTER=J30 MLB		SYNC_DATE=06/10/2011	
WELLSPRING 1			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	57 OF 132
		SHEET	53 OF 105

BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD Flex Connector




PIN 21 IS NC ON CUMULUS FLEX
PIN 18 IS NC ON Z2 FLEX

Keyboard Backlight Driver & Detection



To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.


Keyboard Backlight Connector




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
35383085	1	IC, PTLA03, 1-078100 LED DRIVER, 2220PH-6	U5850	CRITICAL	

SYNC MASTER=J31 LINDA SYNC DATE=07/01/2011
PAGE TITLE: WELLSPRING 2
DRAWING NUMBER: 051-9585
REVISION: 3.0.0
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


BRANCH	PAGE	SHEET
	58 OF 132	54 OF 105



SYNC MASTER=J31 YONAS		SYNC DATE=08/11/2011	
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		59 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		55 OF 105	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K91 BEN		SYNC DATE=06/08/2010	
PAGE TITLE SPI ROM			
DRAWING NUMBER 051-9585		SIZE D	
REVISION 3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 61 OF 132		SHEET 56 OF 105	



NOTES ON CODEC usage

Hpamp of Codec enabled
 DAC1 FSOUTPUT= 1.34VRMS
 DAC2/3 FSOUTPUTDIFF= 2.67VRMS
 DAC2/3 FSOUTPUTSE= 1.34VRMS


SYNC MASTER=131 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=131 AUDIO		SYNC DATE=10/26/2011	
AUDIO: LINE INPUT FILTER			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	63 OF 132
		SHEET	58 OF 105

EXTERNAL (HEADSET) MIC INPUT CIRCUITRY

APN: 353S3066 as of July 2011



I2C ADDRESSES: CHS uses SMBus 0 connections

CHS	U6400	READ	0111	0111	0x77
CHS	U6400	WRITE	0111	0110	0x76

SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE AUDIO: DETECT/MIC BIAS			
DRAWING NUMBER 051-9585		SIZE D	
REVISION 3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 64 OF 132		SHEET 59 OF 105	

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC_MASTER=J31_AUDIO SYNC_DATE=10/26/2011

8

7

6

5

4




3

2

1



3X MONO SPEAKER AMPLIFIERS (SSM2375)
 APN: 353S2958 as of July 2011
 GAIN = +3 DB Rin=80k irrespective of gain
 1ST ORDER FC (L&R) = ~737 HZ
 1ST ORDER FC (SUB) = ~90 HZ

Gain Pin	Gain dB
Connect to VDD	6
Connect to VDD through 47k	12
Not connected	3
Connect to GND through 47k	9
Connect to GND	0




SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		66 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 105	
IV ALL RIGHTS RESERVED			


AUDIO JACK 1 LO/HP JACK, SPDIF TX



GND PATCH



AUDIO JACK 2 LINE IN JACK, SPDIF RX



SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: JACKS		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	67 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	62 OF 105
IV ALL RIGHTS RESERVED			

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	NA	OX09 (Jack Detect A)
SATELLITES	OX04 (4)	OX04 (4)	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (3)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0C (Jack detect B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	OX05 (5)	OX0C (12,C)	N/A	OX0C (Jack detect C)
SPDIF IN	OX07 (7)	OX0F (15)	N/A	N/A
BUILT-IN MIC	OX06 (6)	OX0D (13)	N/A	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES


FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3




EXTRACTION NOTIFICATION
Voltage level shifting from 5V to 3.3V

PORT B LEFT (HEADSET MIC)


I2C addresses: Mikey uses SMBus 0
MIKEY U6880 READ 0111 0011 0x73
MIKEY U6880 WRITE 0111 0010 0x72



PORT B RIGHT (BUILT-IN MIC)



PORT C DETECT (LINE-IN)



SYNC MASTER=J31 AUDIO SYNC DATE=10/26/2011

PAGE TITLE: AUDIO: JACK TRANSLATORS

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D


REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



BRANCH: 68 OF 132

SHEET: 63 OF 105


MagSafe DC Power Jack



The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.



SYNC MASTER=J31 JACK		SYNC DATE=09/02/2011	
PAGE TITLE			
DC-In & Battery Connectors		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		69 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		64 OF 105	




ACIN pin threshold is 3.2V, +/- 50mV
 Divider sets ACIN threshold at 13.55V
 Input impedance of ~40k meets
 spark-arresting requirements

Max Current = 8A
 (L7030 limit)
 f = 400 kHz

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

SYNC MASTER=J31 JACK		SYNC DATE=11/14/2011	
PAGE TITLE			
PBus Supply & Battery Charger		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	3.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	70 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

SYNC MASTER=J31 JACK SYNC DATE=09/14/2011

System Agent Supply


Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D


REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 71 OF 132 SHEET: 66 OF 105




SYNC MASTER=J31 JACK		SYNC DATE=11/09/2011	
PAGE TITLE			
5V / 3.3V Power Supply		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	72 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYMC_WATERS-111_120X		SYMC_DATE=07/07/2015	
PAGE TITLE			
1.5V DDR3 Supply			
	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	73 OF 132
		SHEET	68 OF 105




SYMC PARTS=111.DWG		SYMC DATE=11/11/2011	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
Apple Inc.		DRAWING NUMBER	051-9585
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.0.0
		PAGE	74 OF 132
		SHEET	69 OF 105




CPU IMVP7 & AXG VCore Output		DRAWING NUMBER	051-9585	SIZE	D
Apple Inc.		REVISION	3.0.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	75 OF 132		
II NOT TO REPRODUCE OR COPY IT		SHEET	70 OF 105		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED			

CPU VCCIO REGULATOR




SYMC_WATERS-111_120K		SYMC_DATE=09/19/2011	
PAGE TITLE			
CPU VCCIO (1V0R1V05 S0) POWER SUPPLY			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		BRANCH	
3.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 132		71 OF 105	


1.8V S0 Regulator




1.5V S0 Regulator




1.2V S0 (GMUX) Regulator




1.05V SUS LDO



CAESAR IV 1.2V INT.VR CMPTS



SYNC MASTER=J31 JACK		SYNC DATE=06/10/2011	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		77 OF 132	
IV ALL RIGHTS RESERVED		SHEET	
		72 OF 105	



3.3V S4 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

3.3V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

1.8V GPU FET

MOSFET	NCP4543
CHANNEL	N-TYPE
RDS(ON)	18 mOhm @4.5V
LOADING	2.4A (EDP)

5V_SUS FET innot filter

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	8 A (EDP)

3.3V SUS FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V SUS FET

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 GPU FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

3.3V S0 FET

SWITCH	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	8 A (EDP)

Power FETs

Apple Inc.

051-9585


3.0.0

78 OF 132

73 OF 105

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


S5 Rail Enables & PGOOD




CPUVCORE ENABLE



S0 Rail PGOOD (BJT Version)




S0 Rail PGOOD Circuitry (ISL Version in development)




State	SMC_PM_Q2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	0	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0


3.3V/5.0V Sus ENABLE




3.3V SUS Detect




3.3V/5.0V S4 ENABLE




CHGR VFRQ Generation




S0 ENABLE



ENET Enable Generation



3.3V ENET FET



SYNC MASTER=J31 MARY SYNC DATE=06/06/2011

Power Control 1/ENABLE

Apple Inc.

DRAWING NUMBER: 051-9585
 REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: 79 OF 132
 SHEET: 74 OF 105

Page Notes

Power aliases required by this page:
 --PP3V3_GPU_VDD33


Signal aliases required by this page:
 (NONE)

DOM options provided by this page:
 (NONE)

93 8	PEX R2D C P<0>	C8020	0.22UF	1	2	PEX R2D P<0>	6 75 92 93
93 8	PEX R2D C N<0>	C8021	0.22UF	1	2	PEX R2D N<0>	6 75 92 93
93 8	PEX R2D C P<1>	C8022	0.22UF	1	2	PEX R2D P<1>	6 75 93
93 8	PEX R2D C N<1>	C8023	0.22UF	1	2	PEX R2D N<1>	6 75 93
93 8	PEX R2D C P<2>	C8024	0.22UF	1	2	PEX R2D P<2>	6 75 93
93 8	PEX R2D C N<2>	C8025	0.22UF	1	2	PEX R2D N<2>	6 75 93
93 8	PEX R2D C P<3>	C8026	0.22UF	1	2	PEX R2D P<3>	6 75 92 93
93 8	PEX R2D C N<3>	C8027	0.22UF	1	2	PEX R2D N<3>	6 75 92 93
93 8	PEX R2D C P<4>	C8028	0.22UF	1	2	PEX R2D P<4>	6 75 93
93 8	PEX R2D C N<4>	C8029	0.22UF	1	2	PEX R2D N<4>	6 75 93
93 8	PEX R2D C P<5>	C8030	0.22UF	1	2	PEX R2D P<5>	6 75 92 93
93 8	PEX R2D C N<5>	C8031	0.22UF	1	2	PEX R2D N<5>	6 75 92 93
93 8	PEX R2D C P<6>	C8032	0.22UF	1	2	PEX R2D P<6>	6 75 93
93 8	PEX R2D C N<6>	C8033	0.22UF	1	2	PEX R2D N<6>	6 75 93
93 8	PEX R2D C P<7>	C8034	0.22UF	1	2	PEX R2D P<7>	6 75 92 93
93 8	PEX R2D C N<7>	C8035	0.22UF	1	2	PEX R2D N<7>	6 75 92 93

Note: Removed GND voids from AC caps for layout (J31).

93 75 6	PEG D2R C P<0>	C8055	0.22UF	1	2	PEG D2R P<0>	6 93
93 75 6	PEG D2R C N<0>	C8056	0.22UF	1	2	PEG D2R N<0>	6 93
93 75 6	PEG D2R C P<1>	C8057	0.22UF	1	2	PEG D2R P<1>	6 93
93 75 6	PEG D2R C N<1>	C8058	0.22UF	1	2	PEG D2R N<1>	6 93
93 75 6	PEG D2R C P<2>	C8059	0.22UF	1	2	PEG D2R P<2>	6 93
93 75 6	PEG D2R C N<2>	C8060	0.22UF	1	2	PEG D2R N<2>	6 93
93 75 6	PEG D2R C P<3>	C8061	0.22UF	1	2	PEG D2R P<3>	6 93
93 75 6	PEG D2R C N<3>	C8062	0.22UF	1	2	PEG D2R N<3>	6 93
93 75 6	PEG D2R C P<4>	C8063	0.22UF	1	2	PEG D2R P<4>	6 93
93 75 6	PEG D2R C N<4>	C8064	0.22UF	1	2	PEG D2R N<4>	6 93
93 75 6	PEG D2R C P<5>	C8065	0.22UF	1	2	PEG D2R P<5>	6 93
93 75 6	PEG D2R C N<5>	C8066	0.22UF	1	2	PEG D2R N<5>	6 93
93 75 6	PEG D2R C P<6>	C8067	0.22UF	1	2	PEG D2R P<6>	6 93
93 75 6	PEG D2R C N<6>	C8068	0.22UF	1	2	PEG D2R N<6>	6 93
93 75 6	PEG D2R C P<7>	C8069	0.22UF	1	2	PEG D2R P<7>	6 93
93 75 6	PEG D2R C N<7>	C8070	0.22UF	1	2	PEG D2R N<7>	6 93



SYNC MASTER=J31 SREV		SYNC DATE=10/25/2011	
PAGE TITLE			
KEPLER PCI-E			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
REVISION		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		80 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		75 OF 105	
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:




- ppvcore_gpu
- ppvcore_fbpmg

Signal aliases required by this page:

(None)

Non options provided by this page:

(None)




SYMC MASTER-002_MSR_02		SYMC_DATE=01/18/2012	
PAGE TITLE			
KEPLER CORE/FB POWER			
Apple Inc.	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		81 OF 132	
SHEET		76 OF 105	

Power aliases required by this page:
 - PPIV35_GPU_S0_FB
 - PPIV05_GPU_PEX_I0VDD



Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SYNC MASTER=J31 SREE SYNC DATE=10/25/2011
 PAGE TITLE: KEPLER FRAME BUFFER I/F
 DRAWING NUMBER: 051-9585
 REVISION: 3.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

Apple Inc.
 82 OF 132
 77 OF 105


















DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		PAGE	
3.0.0		83 OF 132	
BRANCH		SHEET	
		78 OF 105	

Page Notes

Power aliases required by this page:
 -PPIV35_GPU_FBVDD0

Signal aliases required by this page:
 (NONE)

SNM options provided by this page:



SYNC MASTER=I31 SREE SYNC DATE=10/25/2011

Apple Inc.

GDDR5 Frame Buffer A

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED














PAGE: 84 OF 132 SHEET: 79 OF 105

Page Notes

Power aliases required by this page:
 =PP1V35_GPU_FBVDDQ

Signal aliases required by this page:
 (NONE)

SNM options provided by this page:
 (NONE)



SYNC MASTER=I31 SREE SYNC DATE=10/25/2011

Apple Inc.


GDDR5 Frame Buffer B

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 85 OF 132
 SHEET: 80 OF 105



Page Notes

Power aliases required by this page:

- PP1V05_GPU_IPPAB_IOVDD
- PP1V05_GPU_IPPAB_PLLVDD
- PP1V05_GPU_IPPCD_IOVDD
- PP1V05_GPU_IPPCD_PLLVDD
- PP1V05_GPU_IPPEF_IOVDD
- PP1V05_GPU_IPPEF_PLLVDD
- PP1V05_GPU_IPFX_PLLVDD
- PP1V05_GPU_VDD33





Signal aliases required by this page:

None!

None options provided by this page:

81 GPU_ROM_CS_L = NC_GPU_ROM_CS_L
MAKE_BASE=TRUE

83 81 PP1V05_GPU_SP_PLLVDD = PP1V05_GPU_VID_PLLVDD



U8000 NV-GK107 (5 OF 10)	U8000 NV-GK107 (6 OF 10)
AF6	AF6
AG8	AG8
AP3	AP3
AN3	AN3
AN5	AN5
AN6	AN6
AL6	AL6
AK6	AK6
AL7	AL7
AL8	AL8
AL9	AL9
AN9	AN9
AP6	AP6
AP5	AP5
AM7	AM7
AL7	AL7
AN8	AN8
AM8	AM8
AK8	AK8
AL8	AL8
AG3	AG3
AG2	AG2
AK1	AK1
AL1	AL1
AL3	AL3
AL2	AL2
AL3	AL3
AG4	AG4
AK3	AK3
AK2	AK2
AM1	AM1
AM2	AM2
AM3	AM3
AM4	AM4
AL3	AL3
AL4	AL4
AK4	AK4
AK5	AK5
AB3	AB3
AB4	AB4
AD2	AD2
AD3	AD3
AD1	AD1
AC1	AC1
AC2	AC2
AC3	AC3
AC4	AC4
AK5	AK5
AF3	AF3
AP2	AP2
AR3	AR3
AR4	AR4
AP4	AP4
AP5	AP5
AD4	AD4
AD5	AD5
AG1	AG1
AF1	AF1
AK9	AK9
AL10	AL10
AL9	AL9
AL9	AL9
AM9	AM9
AN9	AN9
L3	L3

DDC MAPPING
I2CA -> LVDS
I2CB -> IFPC
I2CC -> SSC CLK GEN

SYNC MASTER=J31 SREE SYNC DATE=10/25/2011
PAGE TITLE

KEPLER LVDS/DP/GPIO

Apple Inc.


DRAWING NUMBER 051-9585 SIZE D
REVISION 3.0.0
BRANCH
PAGE 86 OF 132
SHEET 81 OF 105

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

www.vinafix.vn

Native Func	GPIOs
81 GPU_GPIO_0	GPXIMVP_VID<4> MAKE_BASE+TRUE
81 GPU_GPIO_1	GPXIMVP_VID<3> MAKE_BASE+TRUE
81 GPU_GPIO_2	GPXIMVP_PSI_R_L MAKE_BASE+TRUE
81 GPU_GPIO_3	EQ_LCD_PWR_EN MAKE_BASE+TRUE
81 GPU_GPIO_4	EQ_BKLT_EN MAKE_BASE+TRUE
81 GPU_GPIO_5	GPXIMVP_VID<1> MAKE_BASE+TRUE
81 GPU_GPIO_6	GPXIMVP_VID<2> MAKE_BASE+TRUE
81 GPU_GPIO_7	NC_GPU_GPIO_7 MAKE_BASE+TRUE NO_TEST+TRUE
81 GPU_GPIO_8	SMC GFX_OVERTEMP_R_L MAKE_BASE+TRUE
81 GPU_GPIO_9	SMC GFX_THROTTLE_R_L MAKE_BASE+TRUE
81 GPU_GPIO_10	GPU_ALT_VREF MAKE_BASE+TRUE
81 GPU_GPIO_11	GPXIMVP_VID<0> MAKE_BASE+TRUE
81 GPU_GPIO_12	NC_GPU_GPIO_12 MAKE_BASE+TRUE
81 GPU_GPIO_13	GPXIMVP_VID<5> MAKE_BASE+TRUE


Native Func	GPIOs
81 GPU_GPIO_14	DP_CA_DET_RQ MAKE_BASE+TRUE
81 GPU_GPIO_15	NC_GPU_GPIO_15 MAKE_BASE+TRUE
81 GPU_GPIO_16	FBVDD_ALTV0 MAKE_BASE+TRUE
81 GPU_GPIO_17	DP_EQ_HPD MAKE_BASE+TRUE IFPFC
81 GPU_GPIO_18	DP_TBT_SNK0_HPD_RQ MAKE_BASE+TRUE IFPD
81 GPU_GPIO_19	DP_TBT_SNK1_HPD_RQ MAKE_BASE+TRUE IFPE
81 GPU_GPIO_20	NC_GPU_GPIO_20_RSVD MAKE_BASE+TRUE
81 GPU_GPIO_21	NC_GPU_GPIO_21_RSVD MAKE_BASE+TRUE NO_TEST+TRUE




STRAP NOTES:
 CURRENTLY STUFFED FOR GK107-GTX (R8705)
 STUFF R8711 = 5KOHM FOR HYNIX 1GB - M die
 STUFF R8711 = 10KOHM FOR SAMSUNG 1GB
 STUFF R8711 = 15KOHM FOR HYNIX 512MB
 STUFF R8711 = 20KOHM FOR SAMSUNG 512MB
 STUFF R8711 = 24.9KOHM FOR HYNIX 1GB - A die

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	Strap values
11880019	1	RES, 10.2KOHM, 0201	R8711	CRITICAL	FB_1G_SAMSUNG	0x01
11880414	1	RES, 5.1KOHM, 0201	R8711	CRITICAL	FB_1G_HYNIX_M_DIE	0x00
11880105	1	RES, 15KOHM, 0201	R8711	CRITICAL	FB_512_HYNIX	0x02
11880175	1	RES, 20KOHM, 0201	R8711	CRITICAL	FB_512_SAMSUNG	0x03
11880230	1	RES, 24.9KOHM, 0201	R8711	CRITICAL	FB_1G_HYNIX_A_DIE	0x04


CONFIG STRAPS - MLPS




GPU overtemp masking




TBT HPD isolation



GPU internal Temp isolation



GPU XTAL 27 MHz










SYNC MASTER=J31 SREE		SYNC DATE=11/16/2011	
KEPLER GPIOs, CLK & STRAPS			
Apple Inc.		DRAWING NUMBER	051-9585
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.0.0
		PAGE	87 OF 132
		SHEET	82 OF 105


Power aliases required by this page:
 - PP3V3_GPU_VDD33
 - PP1V05_GPU_PEX_IOVDD
 - PP1V05_GPU_SP_PLLVDD

Signal aliases required by this page:
 (NONE)

SNM options provided by this page:
 (NONE)




SYNC MASTER=J31 SREE		SYNC DATE=10/31/2011	
PAGE TITLE: KEPLER PEX PWR/GNDS			
Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	88 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	83 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Stuff option for GPIO control

R8981	=	PSI Control
R8982	=	VID6 control (old connection)
R8982	=	DPSLP Control



SYNOPSIS: MFR: MFR-27
PAGE TITLE: GFX IMVP VCore Regulator
DRAWING NUMBER: 051-9585
REVISION: 3.0.0
SIZE: D
BRANCH: 89 OF 132
SHEET: 84 OF 105


Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
LVDS Display Connector			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 132
		SHEET	85 OF 105

LVDS Transmitter Termination


All emulated LVDS outputs require this termination




DP AUX, DDC, & HPD muxing to IG/EG



LVDS DDC MUX




SYNC MASTER=K92_MLB		SYNC DATE=11/21/2011	
PAGE TITLE			
Muxed Graphics Support		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		92 OF 132	
IV ALL RIGHTS RESERVED		SHEET	
		86 OF 105	



SYNC MASTER=J31 WILL
 PAGE TITLE
Thunderbolt MUXing A
 Apple Inc.
 DRAWING NUMBER: 051-9585
 REVISION: 3.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH: 93 OF 132
 SHEET: 87 OF 105

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0464	1	RES,MTL FILM,1/16W,384K,1.0402,SMD,LF	R9410		TBTHV:P12V
114S0368	1	RES,MTL FILM,1/16W,36.5K,1.0402,SMD,LF	R9411		TBTHV:P12V

	Nominal	Min	Max
IHV30	1120mA	1090mA	1170mA (12W minimum)
IHV33	125mA	124mA	126mA (1W minimum)



Thunderbolt Connector A

SYNC MASTER=T29_REF SYNC DATE=06/14/2011
PAGE TITLE


Thunderbolt Connector A

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D
REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 94 OF 132
SHEET: 88 OF 105



GMUX CPLD

LVDS Receiver Termination

Required Pullups

Required Pulldowns

U9600 XP25-5

89 8	JTAG GMUX TCK	K14	TCK
89 9	JTAG GMUX TDI	K13	TDI
89 10	JTAG GMUX TDO	K12	TDO
89 18	JTAG GMUX TMS	K12	TMS
	GMUX TOE	K2	TOE
	GMUX CFG0	K1	CFG0
90 8	LCD BKLT EN	F2	PB7A
90 9	LCD BKLT PWM	F4	PB7B
90 86	LVDS DDC SEL EG	M4	PB14A
90 86	LVDS DDC SEL IG	M4	PB14B
86	DP MUX EN	N3	PB15A (OD)
86	DP MUX SEL EG	M4	PB15B
8	EG RESET L	P5	PB16A
92 89	EG RAIL1 EN	M5	PB16B
8	EG RAIL2 EN	P6	PB17A
92 89	EG RAIL3 EN	M6	PB17B
92 89	EG RAIL4 EN	P7	PB18A
8	EG CLKREQ OUT L	M7	PB18B (OD)
82	DP CA DET EG	N7	PB19A
89 85	LCD PWR EN	N8	PB19B
96 47 45 16 4	LPC Ad<0>	E9	PB20A
96 47 45 16 4	LPC Ad<1>	E9	PB20B
96 47 45 16 4	LPC Ad<2>	F10	PB26A
96 47 45 16 4	LPC Ad<3>	F10	PB26B
96 47 45 16 4	LPC FRAME L	F12	PB27A
96 47 45 16 4	LPC RESET L	F13	PB27B
24	LPC CLK13M GMUX	M12	PB28A
8	GMUX INT	E14	PB28B
95 89 17	LVDS IG B DATA P<2>	B1	PL2A
95 89 17	LVDS IG B DATA N<2>	B2	PL2B
	GMUX PL6A	C2	PL6A
	TP GMUX PL6B	D3	PL6B
95 89 17	LVDS IG A DATA P<0>	D1	PL7A
95 89 17	LVDS IG A DATA N<0>	D1	PL7B
95 89 17	LVDS IG A DATA P<1>	D2	PL8A
95 89 17	LVDS IG A DATA N<1>	D3	PL8B
95 89 17	LVDS IG A DATA P<2>	E1	PL9A
95 89 17	LVDS IG A DATA N<2>	E1	PL9B
95 89 17	LVDS IG B DATA P<0>	F1	PL10A
95 89 17	LVDS IG B DATA N<0>	F2	PL10B
95 89 17	LVDS IG B DATA P<1>	H2	PL11A
95 89 17	LVDS IG B DATA N<1>	H3	PL11B
95 89 17	LVDS IG A CLK P	H1	PL12A
95 89 17	LVDS IG A CLK N	H3	PL12B
8	LVDS MUX SEL EG	L1	PL14A
	TP GMUX PL14B	L3	PL14B
24	GMUX PCIE RESET L	K3	PL15A
	TP GMUX PL15B	L2	PL15B
8	ALL EG PGOOD	N1	PL25A
82 8	EG CLKREQ IN L	F1	PL25B

Graphics MUX (GMUX)

Apple Inc.

051-9585

3.0.0

96 OF 132


89 OF 105

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

THERE IS A SENSE RESISTOR BETWEEN PPSW_SW_LCDBKLT_PWR AND PPSW_SW_BKL ON THE SENSOR PAGE

*C9797 AND C9799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9717, R9718, R9719		BKLT:ENG
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=J31 KIRAN SYNC DATE=03/21/2011

LCD Backlight Driver

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 97 OF 132 SHEET: 90 OF 105

8

7

6

5

4

3

2

1

D

D

C

C


B

B



A

A




PCH VCCIO (1.05V S0) REGULATOR



PAGE TITLE		PCH VCCIO (1.05V) POWER SUPPLY	
DRAWING NUMBER		051-9585	
REVISION		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		98 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		91 OF 105	
IV ALL RIGHTS RESERVED			



Unused PGOOD signal



SYNC MASTER=J31 SREE		SYNC DATE=09/19/2011	
PAGE TITLE Power Sequencing EG/PCH S0			
DRAWING NUMBER 051-9585		SIZE D	
REVISION 3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 99 OF 132		SHEET 92 OF 105	

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	15 MIL	?	PCIE	TOP,BOTTOM	15 MIL	?
CLK_PCIE	*	20 MIL	?				

PEG

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_RRRX	*	=3X_DIELECTRIC	?
PEG_TTX	*	=3X_DIELECTRIC	?
PEG_TXRX	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_D2R	PEG_D2R	*	PEG_RRRX
PEG_R2D	PEG_R2D	*	PEG_TTX
PEG_D2R	PEG_R2D	*	PEG_TXRX

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>
FDI_FSYNC	CHU_50S	CHU_AGTL	FDI FSYNC<1..0>
FDI_FSYNC	CHU_50S	CHU_AGTL	FDI_FSYNC<1..0>
FDI_INT	CHU_50S	CHU_AGTL	FDI INT
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU P
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU N
DP_INT_IG_ML	DP_85D	DISPLAYBOT	DP INT IG ML P<3:0>
DP_INT_IG_ML	DP_85D	DISPLAYBOT	DP INT IG ML N<3:0>
DP_INT_IG_AUX_P	DP_85D	DISPLAYBOT	DP INT IG AUX P
DP_INT_IG_AUX_N	DP_85D	DISPLAYBOT	DP INT IG AUX N
CPU_EDP_COMP	CHU_27P4S	CHU_COMP	CPU EDP COMP
CPU_PEG_COMP	CHU_27P4S	CHU_COMP	CPU PEG COMP
CPU_CPG	CHU_50S	CHU_ITP	CPU CPG<17..0>
ITPCPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M P
ITPCPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M N
ITPXDPP_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPXDPP CLK100M P
ITPXDPP_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPXDPP CLK100M N
DPLL_REF_CLKP	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKP
DPLL_REF_CLKN	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKN
XDP_CPU_TDI	CHU_50S	CHU_ITP	XDP CPU TDI
XDP_CPU_TDO	CHU_50S	CHU_ITP	XDP CPU TDO
XDP_CPU_TMS	CHU_50S	CHU_ITP	XDP CPU TMS
XDP_CPU_TCK	CHU_50S	CHU_ITP	XDP CPU TCK
XDP_CPU_TRST_L	CHU_50S	CHU_ITP	XDP CPU TRST L
XDP_BPM_L<3..0>	CHU_50S	CHU_ITP	XDP BPM L<3..0>
XDP_BPM_L<7..4>	CHU_50S	CHU_ITP	XDP BPM L<7..4>
XDP_DBRESET_L	CHU_50S	CHU_ITP	XDP DBRESET L
XDP_CPU_PRDY_L	CHU_50S	CHU_ITP	XDP CPU PRDY L
XDP_CPU_PREQ_L	CHU_50S	CHU_ITP	XDP CPU PREQ L
CPU_CATERER_L	CHU_50S	CHU_AGTL	CPU CATERER L
CPU_PROC_SEL_L	CHU_50S	CHU_AGTL	CPU PROC SEL L
CPU_PRCI	CHU_50S	CHU_VID	CPU PRCI
CPU_PROCHOT_L	CHU_50S	CHU_AGTL	CPU PROCHOT L
XDP_CPU_PWRGD	CHU_50S	CHU_ITP	XDP CPU PWRGD
PM_THRMTRIP_L	CHU_50S	CHU_BMTL	PM THRMTRIP L
PM_SYNC	CHU_50S	CHU_AGTL	PM_SYNC
PM_MEM_PWRGD	CHU_50S	CHU_AGTL	PM MEM PWRGD
CPU_PWRGD	CHU_50S	CHU_AGTL	CPU_PWRGD
CPU_SM_RCOMP<2..0>	CHU_27P4S	CHU_COMP	CPU SM RCOMP<2..0>
CPU_VIDSOUT	CHU_50S	CHU_VID	CPU_VIDSOUT
CPU_VIDSCLK	CHU_50S	CHU_VID	CPU_VIDSCLK
CPU_VIDALERT_L	CHU_50S	CHU_VID	CPU_VIDALERT L
CPU_VCCSA_VID<1..0>	CHU_50S	CHU_VID	CPU_VCCSA_VID<1..0>
CPU_VCCSENSE_P	CHU_170L_55S	CHU_P	CPU_VCCSENSE_P
CPU_VCCSENSE_N	CHU_170L_55S	CHU_P	CPU_VCCSENSE_N
CPU_VCCIOSENSE_P	CHU_170L_55S	CHU_P	CPU_VCCIOSENSE_P
CPU_VCCIOSENSE_N	CHU_170L_55S	CHU_P	CPU_VCCIOSENSE_N
CPU_AXG_SENSE_P	CHU_170L_55S	CHU_P	CPU_AXG_SENSE_P
CPU_AXG_SENSE_N	CHU_170L_55S	CHU_P	CPU_AXG_SENSE_N
CPU_VCC_VALSENSE_P	CHU_170L_55S	CHU_P	CPU_VCC_VALSENSE_P
CPU_VCC_VALSENSE_N	CHU_170L_55S	CHU_P	CPU_VCC_VALSENSE_N
CPU_AXG_VALSENSE_P	CHU_170L_55S	CHU_P	CPU_AXG_VALSENSE_P
CPU_AXG_VALSENSE_N	CHU_170L_55S	CHU_P	CPU_AXG_VALSENSE_N
CPU_VCCSASENSE	CHU_50S	CHU_AGTL	CPU_VCCSASENSE
PPCPU_MEM_VREFD0_A	CHU_VREF	CHU_VREF	PPCPU MEM VREFD0 A
PPCPU_MEM_VREFD0_B	CHU_VREF	CHU_VREF	PPCPU MEM VREFD0 B
PP0V75_S3_MEM_VREFD0_A	CHU_VREF	CHU_VREF	PP0V75 S3 MEM VREFD0 A
PP0V75_S3_MEM_VREFD0_B	CHU_VREF	CHU_VREF	PP0V75 S3 MEM VREFD0 B
PP0V75_S3_MEM_VREFCA_A	CHU_VREF	CHU_VREF	PP0V75 S3 MEM VREFCA A
PP0V75_S3_MEM_VREFCA_B	CHU_VREF	CHU_VREF	PP0V75 S3 MEM VREFCA B
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M P
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M N
PEG_R2D P<7..0>	PEG_80D	PEG_R2D	PEG R2D P<7..0>
PEG_R2D N<7..0>	PEG_80D	PEG_R2D	PEG R2D N<7..0>
PEG_R2D C P<7..0>	PEG_80D	PEG_R2D	PEG R2D C P<7..0>
PEG_R2D C N<7..0>	PEG_80D	PEG_R2D	PEG R2D C N<7..0>
PEG_D2R P<7..0>	PEG_80D	PEG_D2R	PEG D2R P<7..0>
PEG_D2R N<7..0>	PEG_80D	PEG_D2R	PEG D2R N<7..0>
PEG_D2R C P<7..0>	PEG_80D	PEG_D2R	PEG D2R C P<7..0>
PEG_D2R C N<7..0>	PEG_80D	PEG_D2R	PEG D2R C N<7..0>

SYNC MASTER=K92_MLB SYNC DATE=08/09/2011

CPU Constraints

Apple Inc.

DRAWING NUMBER: 051-9585

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 132

SHEET: 93 OF 105

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_DATA	MEM_*	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DQS	MEM_*	*	MEM_DQS2MEM
MEM_*	*	*	MEM_2OTHER

DDR3:
 DQ/DM signals should be matched within 0.508mm of associated DQS pair.
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
 CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.
 SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_37D	MEM_CLK	MEM_A_CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK N<5..0>
MEM_A_CKE1	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CKE2	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CKE3	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM_A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM_A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM_A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM_A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM_A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM_A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM_A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM_A DQ<63..56>
MEM_B_CLK	MEM_37D	MEM_CLK	MEM_B_CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK N<5..0>
MEM_B_CKE1	MEM_37S	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CKE2	MEM_37S	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CKE3	MEM_37S	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B A<15..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM_B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM_B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM_B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM_B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM_B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM_B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM_B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM_B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS N<7>

SYNC MASTER=K91_MLB		SYNC DATE=06/25/2011	
PAGE TITLE			
Memory Constraints			
Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		101 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		94 OF 105	
IV ALL RIGHTS RESERVED			

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	1001, 1004, 1009, 1010	=4:1_SPACING	?	DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	1001, 1004, 1009, 1010	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D_ALT	*	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5:1_SPACING	?
SATA_IOMP	*	15 MIL	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

USB 3.0 Interface Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	*	=5:1_SPACING	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_P
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_N
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<2..0>
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<2..0>
LVDS_IG_A_DATA3	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<3>
LVDS_IG_A_DATA3	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<3>
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_P<2..0>
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_N<2..0>
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_C_P
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_C_N
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_RC_P
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_RC_N
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_P
SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA_HDD_R2D_N
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_P
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_N
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_C_P
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_C_N
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_RC_P
SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA_HDD_D2R_RC_N
SATA_HDD_R2D_RDR	SATA_90D_ALT	SATA	SATA_HDD_R2D_RDR_P
SATA_HDD_R2D_RDR	SATA_90D_ALT	SATA	SATA_HDD_R2D_RDR_N
SATA_HDD_D2R_RDR	SATA_90D_ALT	SATA	SATA_HDD_D2R_RDR_P
SATA_HDD_D2R_RDR	SATA_90D_ALT	SATA	SATA_HDD_D2R_RDR_N
SATA_HDD_R2D_RDR	SATA_90D_ALT	SATA	SATA_HDD_R2D_RDRIN_P
SATA_HDD_R2D_RDR	SATA_90D_ALT	SATA	SATA_HDD_R2D_RDRIN_N
SATA_HDD_D2R_RDR	SATA_90D_ALT	SATA	SATA_HDD_D2R_RDRIN_P
SATA_HDD_D2R_RDR	SATA_90D_ALT	SATA	SATA_HDD_D2R_RDRIN_N
SATA_HDD_R2D_RDR	SATA_90D_ALT	SATA	SATA_HDD_R2D_RDRIN_P
SATA_HDD_R2D_RDR	SATA_90D_ALT	SATA	SATA_HDD_R2D_RDRIN_N
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_N
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_C_P
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_C_N
PCH_SATA3_IOMP	SATA_50SE	SATA_IOMP	PCH_SATA3COMP
PCH_SATA3_IOMP	SATA_37SE	SATA_IOMP	PCH_SATA3COMP
USB_EXT_A	USR_85D	USR	USB_EXT_A_P
USB_EXT_A	USR_85D	USR	USB_EXT_A_N
USB_EXTB_MUX	USR_85D	USR	USB_EXTB_MUX_P
USB_EXTB_MUX	USR_85D	USR	USB_EXTB_MUX_N
USB_EXTC	USR_85D	USR	USB_EXTC_P
USB_EXTC	USR_85D	USR	USB_EXTC_N
USB_CAMERA	USR_85D	USR	USB_CAMERA_CONN_P
USB_CAMERA	USR_85D	USR	USB_CAMERA_CONN_N
USB_CAMERA	USR_85D	USR	USB_CAMERA_P
USB_CAMERA	USR_85D	USR	USB_CAMERA_N
USB_BT	USR_85D	USR	USB_BT_P
USB_BT	USR_85D	USR	USB_BT_N
USB_BT	USR_85D	USR	USB_BT_CONN_P
USB_BT	USR_85D	USR	USB_BT_CONN_N
USB_TPAD	USR_85D	USR	USB_TPAD_P
USB_TPAD	USR_85D	USR	USB_TPAD_N
USB_TPAD	USR_85D	USR	USB_TPAD_R_P
USB_TPAD	USR_85D	USR	USB_TPAD_R_N
USB_EXTD_XHCI	USR_85D	USR	USB_EXTD_XHCI_P
USB_EXTD_XHCI	USR_85D	USR	USB_EXTD_XHCI_N
USB_HUB_UP	USR_85D	USR	USB_HUB_UP_P
USB_HUB_UP	USR_85D	USR	USB_HUB_UP_N
USB_IR	USR_85D	USR	USB_IR_P
USB_IR	USR_85D	USR	USB_IR_N
PCH_USB_RBIAS	PCH_USB_RBIAS	USR_RBIAS	PCH_USB_RBIAS
USB3_EXT_TX	USR_85D	USR3	USB3_EXT_TX_P
USB3_EXT_TX	USR_85D	USR3	USB3_EXT_TX_N
USB3_EXT_RX	USR_85D	USR3	USB3_EXT_RX_P
USB3_EXT_RX	USR_85D	USR3	USB3_EXT_RX_N
USB3_EXT_TX	USR_85D	USR3	USB3_EXT_TX_F_P
USB3_EXT_TX	USR_85D	USR3	USB3_EXT_TX_F_N
USB3_EXT_RX	USR_85D	USR3	USB3_EXT_RX_F_P
USB3_EXT_RX	USR_85D	USR3	USB3_EXT_RX_F_N
USB3_EXT_TX	USR_85D	USR3	USB3_EXT_TX_C_P
USB3_EXT_TX	USR_85D	USR3	USB3_EXT_TX_C_N
USB3_EXTB_TX	USR_85D	USR3	USB3_EXTB_TX_C_P
USB3_EXTB_TX	USR_85D	USR3	USB3_EXTB_TX_C_N
USB3_EXTB_TX	USR_85D	USR3	USB3_EXTB_TX_F_P
USB3_EXTB_TX	USR_85D	USR3	USB3_EXTB_TX_F_N
USB3_EXTB_RX	USR_85D	USR3	USB3_EXTB_RX_F_P
USB3_EXTB_RX	USR_85D	USR3	USB3_EXTB_RX_F_N
USB3_EXTB_TX	USR_85D	USR3	USB3_EXTB_TX_P
USB3_EXTB_TX	USR_85D	USR3	USB3_EXTB_TX_N
USB3_EXTB_RX	USR_85D	USR3	USB3_EXTB_RX_P
USB3_EXTB_RX	USR_85D	USR3	USB3_EXTB_RX_N
USB_EXTB_EHCI	USR_85D	USR	USB_EXTB_EHCI_P
USB_EXTB_EHCI	USR_85D	USR	USB_EXTB_EHCI_N
USB_EXTB_XHCI	USR_85D	USR	USB_EXTB_XHCI_P
USB_EXTB_XHCI	USR_85D	USR	USB_EXTB_XHCI_N
USB_EXTB_F	USR_85D	USR	USB_EXTB_F_P
USB_EXTB_F	USR_85D	USR	USB_EXTB_F_N
USB_SMC	USR_85D	USR	USB_SMC_N
USB_SMC	USR_85D	USR	USB_SMC_P
USB_EXTB_MUXED	USR_85D	USR	USB_EXTB_MUXED_P
USB_EXTB_MUXED	USR_85D	USR	USB_EXTB_MUXED_N
USB_EXTB_MUXED	USR_85D	USR	USB_EXTB_MUXED_F_P
USB_EXTB_MUXED	USR_85D	USR	USB_EXTB_MUXED_F_N

SYNC MASTER=K92_MLB SYNC DATE=08/09/2011

PAGE TITLE: PCH Constraints 1

Apple Inc. DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 102 OF 132 SHEET: 95 OF 105

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
LPC_AD<3..0>	LPC_50S	LPC	LPC_AD<3..0>	6 16 45 47 89
LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L	6 16 45 47 89
LPC_RESET_L	LPC_50S	LPC	LPC_RESET_L	24 89
LPC_CLK33M_SMC_R	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	18 24
LPC_CLK33M_SMC	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	24 45
LPC_CLK33M_LECLPLUS	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LECLPLUS	6 24 47
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	16 48
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	16 48
SMBUS_PCH_0_CLK	SMB_50S	SMB	SMB_PCH_0_CLK	16 48
SMBUS_PCH_0_DATA	SMB_50S	SMB	SMB_PCH_0_DATA	16 48
SMBUS_PCH_1_CLK	SMB_50S	SMB	SMB_PCH_1_CLK	16 48
SMBUS_PCH_1_DATA	SMB_50S	SMB	SMB_PCH_1_DATA	16 48
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	16 57
HDA_BIT_CLK_R	HDA_50S	HDA	HDA_BIT_CLK_R	16
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	16 57
HDA_SYNC_R	HDA_50S	HDA	HDA_SYNC_R	16
HDA_RST_L	HDA_50S	HDA	HDA_RST_L	16
HDA_RST_R	HDA_50S	HDA	HDA_RST_R	16 57
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	16 57
AUD_SDI_R	HDA_50S	HDA	AUD_SDI_R	57
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	16 57
HDA_SDOUT_R	HDA_50S	HDA	HDA_SDOUT_R	16 24
SPI_CLK_R	SPI_55S	SPI	SPI_CLK_R	16 47
SPI_CLK	SPI_55S	SPI	SPI_CLK	47
SPI_MOSI_R	SPI_55S	SPI	SPI_MOSI_R	16 47
SPI_MOSI	SPI_55S	SPI	SPI_MOSI	47
SPI_MISO	SPI_55S	SPI	SPI_MISO	16 47
SPI_CS0_R_L	SPI_55S	SPI	SPI_CS0_R_L	16 47
SPI_CS0_L	SPI_55S	SPI	SPI_CS0_L	47
PCIE_ENET_R2D_P	PCIE_85D	PCIE	PCIE_ENET_R2D_P	36
PCIE_ENET_R2D_N	PCIE_85D	PCIE	PCIE_ENET_R2D_N	36
PCIE_ENET_R2D_C_P	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	16 36
PCIE_ENET_R2D_C_N	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	16 36
PCIE_ENET_D2R_P	PCIE_85D	PCIE	PCIE_ENET_D2R_P	16 36
PCIE_ENET_D2R_N	PCIE_85D	PCIE	PCIE_ENET_D2R_N	16 36
PCIE_ENET_D2R_C_P	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	36
PCIE_ENET_D2R_C_N	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	36
PCIE_AP_R2D_P	PCIE_85D	PCIE	PCIE_AP_R2D_P	6 32
PCIE_AP_R2D_N	PCIE_85D	PCIE	PCIE_AP_R2D_N	6 32
PCIE_AP_R2D_C_P	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	16 32
PCIE_AP_R2D_C_N	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	16 32
PCIE_AP_D2R_P	PCIE_85D	PCIE	PCIE_AP_D2R_P	16 32
PCIE_AP_D2R_N	PCIE_85D	PCIE	PCIE_AP_D2R_N	16 32
PCIE_AP_D2R_R_P	PCIE_85D	PCIE	PCIE_AP_D2R_R_P	32
PCIE_AP_D2R_R_N	PCIE_85D	PCIE	PCIE_AP_D2R_R_N	32
PCIE_FW_R2D_P	PCIE_85D	PCIE	PCIE_FW_R2D_P	38
PCIE_FW_R2D_N	PCIE_85D	PCIE	PCIE_FW_R2D_N	38
PCIE_FW_R2D_C_P	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	16 38
PCIE_FW_R2D_C_N	PCIE_85D	PCIE	PCIE_FW_R2D_C_N	16 38
PCIE_FW_D2R_P	PCIE_85D	PCIE	PCIE_FW_D2R_P	16 38
PCIE_FW_D2R_N	PCIE_85D	PCIE	PCIE_FW_D2R_N	16 38
PCIE_FW_D2R_C_P	PCIE_85D	PCIE	PCIE_FW_D2R_C_P	38
PCIE_FW_D2R_C_N	PCIE_85D	PCIE	PCIE_FW_D2R_C_N	38
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_TBT_P	16 33
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_TBT_N	16 33
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	16
CLK_50S	CLK_50S	CLK_PCIE	PCH_CLK14P3M_REFCLK	16
CLK_50S	CLK_50S	CLK_PCIE	PCH_CLK33M_PCIE	16 24
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_TSTCLK_O_P	75
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_TSTCLK_O_N	75
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	16 75
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N	16 75
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	16 36
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	16 36
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	16 32
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	16 32
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	16 38
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	16 38
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	8 16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	8 16
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_R2D_C_P<3..0>	8 33
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_R2D_C_N<3..0>	8 33
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_D2R_P<3..0>	8 33
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_D2R_N<3..0>	8 33
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_R2D_P<3..0>	33
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_R2D_N<3..0>	33
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_D2R_C_P<3..0>	33
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE_TBT_D2R_C_N<3..0>	33

SYNC MASTER=J31 YONAS SYNC DATE=05/05/2011

PAGE TITLE: PCH Constraints 2

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: 103 OF 132 SHEET: 96 OF 105

8

7

6

5

4

3

2

1

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50E	*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	+3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_OR	*	+3X_DIELECTRIC	?

SOURCE: Attila Farkas Email - 8/2/10

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_M01	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENET_RESET_L	ENET_50E	ENET_3X	ENET_RESET_L
ENET_M01	ENET_100D	ENET_M01	ENET_M01_P<3..0>
ENET_M01	ENET_100D	ENET_M01	ENET_M01_N<3..0>
ENET_OR	ENET_50E	ENET_OR	SDCONN_DATA<7..0>
ENET_OR_DATA_0_0	ENET_50E	ENET_OR	SDCONN_CMD
ENET_OR_CLK	ENET_50E	ENET_OR	SDCONN_CLK
ENET_OR	ENET_50E	ENET_OR	SDCONN_CLK_P
ENET_OR	ENET_50E	ENET_OR	SDCONN_CLK_N
ENET_OR	ENET_50E	ENET_OR	SDCONN_R_DATA<7..0>

D

D

C

C

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	+3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FW_P0_TPA_P	FW_110D	FW_TP	FW_P0_TPA_P
FW_P0_TPA_N	FW_110D	FW_TP	FW_P0_TPA_N
FW_P0_TPB_P	FW_110D	FW_TP	FW_P0_TPB_P
FW_P0_TPB_N	FW_110D	FW_TP	FW_P0_TPB_N
FW_P1_TPA_P	FW_110D	FW_TP	FW_P1_TPA_P
FW_P1_TPA_N	FW_110D	FW_TP	FW_P1_TPA_N
FW_P1_TPB_P	FW_110D	FW_TP	FW_P1_TPB_P
FW_P1_TPB_N	FW_110D	FW_TP	FW_P1_TPB_N


Port 2 Not Used

B

B

A

A

SYMC_MASTER=K1 ERIC		SYMC_DATE=08/03/2010	
PAGE TITLE			
Ethernet/FW Constraints			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		104 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		97 OF 105	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
TBTDP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP	*	=5x_DIELECTRIC	?	TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TBT_R2D0	TBTDP_80D	TBTDP	TBT R2D P<0>
TBT_R2D0	TBTDP_80D	TBTDP	TBT R2D N<0>
TBT_R2D1	TBTDP_80D	TBTDP	TBT R2D P<1>
TBT_R2D1	TBTDP_80D	TBTDP	TBT R2D N<1>
TBT_D2R0	TBTDP_100D	TBTDP	TBT D2R C P<0>
TBT_D2R0	TBTDP_100D	TBTDP	TBT D2R C N<0>
TBT_D2R1	TBTDP_100D	TBTDP	TBT D2R C P<1>
TBT_D2R1	TBTDP_100D	TBTDP	TBT D2R C N<1>
TBT_A_D2R1_AUXCH_P	TBTDP_100D	TBTDP	TBT A D2R1 AUXCH P
TBT_A_D2R1_AUXCH_N	TBTDP_100D	TBTDP	TBT A D2R1 AUXCH N
DP_SDRVA_ML_C_P<3..0>	TBTDP_80D	TBTDP	DP SDRVA ML C P<3..0>
DP_SDRVA_ML_C_N<3..0>	TBTDP_80D	TBTDP	DP SDRVA ML C N<3..0>
DP_SDRVA_ML_R_P<3..0>	TBTDP_80D	TBTDP	DP SDRVA ML R P<3..0>
DP_SDRVA_ML_R_N<3..0>	TBTDP_80D	TBTDP	DP SDRVA ML R N<3..0>
DP_SDRVA_ML_C_P<3>	TBTDP_80D	TBTDP	DP SDRVA ML C P<3>
DP_SDRVA_ML_C_N<3>	TBTDP_80D	TBTDP	DP SDRVA ML C N<3>
DP_SDRVA_ML_P<1>	TBTDP_80D	TBTDP	DP SDRVA ML P<1>
DP_SDRVA_ML_N<1>	TBTDP_80D	TBTDP	DP SDRVA ML N<1>
DP_SDRVA_ML_P<2>	TBTDP_80D	TBTDP	DP SDRVA ML P<2>
DP_SDRVA_ML_N<2>	TBTDP_80D	TBTDP	DP SDRVA ML N<2>
DP_SDRVA_ML_P<0>	TBTDP_80D	TBTDP	DP SDRVA ML P<0>
DP_SDRVA_ML_N<0>	TBTDP_80D	TBTDP	DP SDRVA ML N<0>
DP_SDRVA_AUXCH_P	TBTDP_80D	TBTDP	DP SDRVA AUXCH P
DP_SDRVA_AUXCH_N	TBTDP_80D	TBTDP	DP SDRVA AUXCH N
DP_SDRVA_AUXCH_C_P	TBTDP_80D	TBTDP	DP SDRVA AUXCH C P
DP_SDRVA_AUXCH_C_N	TBTDP_80D	TBTDP	DP SDRVA AUXCH C N
TBT_A_ML_P<3..0>	TBTDP_80D	TBTDP	TBT A ML P<3..0>
TBT_A_ML_N<3..0>	TBTDP_80D	TBTDP	TBT A ML N<3..0>
TBT_A_ML_C_P<3..0>	TBTDP_80D	TBTDP	TBT A ML C P<3..0>
TBT_A_ML_C_N<3..0>	TBTDP_80D	TBTDP	TBT A ML C N<3..0>
DP_A_EXT_AUXCH_P	TBTDP_80D	TBTDP	DP A EXT AUXCH P
DP_A_EXT_AUXCH_N	TBTDP_80D	TBTDP	DP A EXT AUXCH N

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
DP_TBTSNK0_ML_C_P<3..0>	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>
DP_TBTSNK0_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>
DP_TBTSNK0_ML_P<3..0>	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>
DP_TBTSNK0_ML_N<3..0>	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>
DP_TBTSNK0_AUXCH_C_P	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C P
DP_TBTSNK0_AUXCH_C_N	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C N
DP_TBTSNK0_AUXCH_P	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH P
DP_TBTSNK0_AUXCH_N	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH N
DP_TBTSNK1_ML_C_P<3..0>	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>
DP_TBTSNK1_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>
DP_TBTSNK1_ML_P<3..0>	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>
DP_TBTSNK1_ML_N<3..0>	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>
DP_TBTSNK1_AUXCH_C_P	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C P
DP_TBTSNK1_AUXCH_C_N	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C N
DP_TBTSNK1_AUXCH_P	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH P
DP_TBTSNK1_AUXCH_N	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH N
DP_TBTSRC_ML_C_P<3..0>	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
DP_TBTSRC_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
DP_TBTSRC_AUXCH_C_P	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
DP_TBTSRC_AUXCH_C_N	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
I2C_TBT_SCL	TBT_I2C_55S	TBT_I2C	I2C TBT_SCL
I2C_TBT_SDA	TBT_I2C_55S	TBT_I2C	I2C TBT_SDA
TBT_SPI_CLK	TBT_SPI_55S	TBT_SPI	TBT SPI_CLK
TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI	TBT SPI_MOSI
TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI	TBT SPI_MISO
TBT_SPI_CS_L	TBT_SPI_55S	TBT_SPI	TBT SPI_CS_L
TBT_R2D_C_P<3..0>	TBTDP_80D	TBTDP	TBT R2D C P<3..0>
TBT_R2D_C_N<3..0>	TBTDP_80D	TBTDP	TBT R2D C N<3..0>
TBT_D2R_P<3..0>	TBTDP_100D	TBTDP	TBT D2R P<3..0>
TBT_D2R_N<3..0>	TBTDP_100D	TBTDP	TBT D2R N<3..0>

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=T29_REF SYNC DATE=06/14/2011

Thunderbolt Constraints

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH:

PAGE: 105 OF 132

SHEET: 98 OF 105

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	45 48
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	45 48
SMBUS_SMC_1_S0_SCL	SMB_50S	SMB	SMBUS_SMC_1_S0_SCL	45 48
SMBUS_SMC_1_S0_SDA	SMB_50S	SMB	SMBUS_SMC_1_S0_SDA	45 48
SMBUS_SMC_2_S3_SCL	SMB_50S	SMB	SMBUS_SMC_2_S3_SCL	6 45 48
SMBUS_SMC_2_S3_SDA	SMB_50S	SMB	SMBUS_SMC_2_S3_SDA	6 45 48
SMBUS_SMC_3_SCL	SMB_50S	SMB	SMBUS_SMC_3_SCL	45 48
SMBUS_SMC_3_SDA	SMB_50S	SMB	SMBUS_SMC_3_SDA	45 48
SMBUS_SMC_5_G3_SCL	SMB_50S	SMB	SMBUS_SMC_5_G3_SCL	6 45 48
SMBUS_SMC_5_G3_SDA	SMB_50S	SMB	SMBUS_SMC_5_G3_SDA	6 45 48

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	65
	1TO1_DIFFPAIR		CHGR_CSI_N	65
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	65
	1TO1_DIFFPAIR		CHGR_CSO_N	65

D

D

C


C

B

B

A

A

SYNC MASTER=J31 YONAS		SYNC DATE=08/11/2011	
PAGE TITLE: SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		106 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		99 OF 105	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	TOP,BOTTOM	=5x_DIELECTRIC	?
GDDR5_CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
GDDR5_DATA	TOP,BOTTOM	=3x_DIELECTRIC	?
GDDR5_EDC	TOP,BOTTOM	=5x_DIELECTRIC	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel.
 DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
 Max length of LVDS/DisplayPort/TMDS traces: 13 inches.
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	DESCRIPTION	VALUE
FB_A0_CLK_P	gDDR5_80D	gDDR5_CLK	FB A0 CLK P	77 79
FB_A0_CLK_N	gDDR5_80D	gDDR5_CLK	FB A0 CLK N	77 79
FB_A1_CLK_P	gDDR5_80D	gDDR5_CLK	FB A1 CLK P	77 79
FB_A1_CLK_N	gDDR5_80D	gDDR5_CLK	FB A1 CLK N	77 79
FB_A0_A<8..0>	gDDR5_45SE	gDDR5_CMD	FB A0 A<8..0>	6 77 79
FB_A1_A<8..0>	gDDR5_45SE	gDDR5_CMD	FB A1 A<8..0>	6 77 79
FB_A0_ABI_L	gDDR5_45SE	gDDR5_CMD	FB A0 ABI L	6 77 79
FB_A1_ABI_L	gDDR5_45SE	gDDR5_CMD	FB A1 ABI L	6 77 79
FB_A0_RAS_L	gDDR5_45SE	gDDR5_CMD	FB A0 RAS L	77 79
FB_A1_RAS_L	gDDR5_45SE	gDDR5_CMD	FB A1 RAS L	77 79
FB_A0_CAS_L	gDDR5_45SE	gDDR5_CMD	FB A0 CAS L	77 79
FB_A1_CAS_L	gDDR5_45SE	gDDR5_CMD	FB A1 CAS L	77 79
FB_A0_WE_L	gDDR5_45SE	gDDR5_CMD	FB A0 WE L	77 79
FB_A1_WE_L	gDDR5_45SE	gDDR5_CMD	FB A1 WE L	77 79
FB_A0_CKE_L	gDDR5_45SE	gDDR5_CMD	FB A0 CKE L	77 79
FB_A1_CKE_L	gDDR5_45SE	gDDR5_CMD	FB A1 CKE L	77 79
FB_A0_CS_L	gDDR5_45SE	gDDR5_CMD	FB A0 CS L	77 79
FB_A1_CS_L	gDDR5_45SE	gDDR5_CMD	FB A1 CS L	77 79
FB_A0_EDC<0>	gDDR5_45SE	gDDR5_SVC	FB A0 EDC<0>	6 77 79
FB_A1_EDC<0>	gDDR5_45SE	gDDR5_SVC	FB A1 EDC<0>	6 77 79
FB_A0_EDC<1>	gDDR5_45SE	gDDR5_SVC	FB A0 EDC<1>	6 77 79
FB_A1_EDC<1>	gDDR5_45SE	gDDR5_SVC	FB A1 EDC<1>	6 77 79
FB_A0_EDC<2>	gDDR5_45SE	gDDR5_SVC	FB A0 EDC<2>	6 77 79
FB_A1_EDC<2>	gDDR5_45SE	gDDR5_SVC	FB A1 EDC<2>	6 77 79
FB_A0_EDC<3>	gDDR5_45SE	gDDR5_SVC	FB A0 EDC<3>	6 77 79
FB_A1_EDC<3>	gDDR5_45SE	gDDR5_SVC	FB A1 EDC<3>	6 77 79
FB_A0_DBI_L<0>	gDDR5_45SE	gDDR5_DATA	FB A0 DBI L<0>	6 77 79
FB_A1_DBI_L<0>	gDDR5_45SE	gDDR5_DATA	FB A1 DBI L<0>	6 77 79
FB_A0_DBI_L<1>	gDDR5_45SE	gDDR5_DATA	FB A0 DBI L<1>	6 77 79
FB_A1_DBI_L<1>	gDDR5_45SE	gDDR5_DATA	FB A1 DBI L<1>	6 77 79
FB_A0_DBI_L<2>	gDDR5_45SE	gDDR5_DATA	FB A0 DBI L<2>	6 77 79
FB_A1_DBI_L<2>	gDDR5_45SE	gDDR5_DATA	FB A1 DBI L<2>	6 77 79
FB_A0_DBI_L<3>	gDDR5_45SE	gDDR5_DATA	FB A0 DBI L<3>	6 77 79
FB_A1_DBI_L<3>	gDDR5_45SE	gDDR5_DATA	FB A1 DBI L<3>	6 77 79
FB_A0_DBI_L<0>	gDDR5_45SE	gDDR5_DATA	FB A0 DBI L<0>	6 77 79
FB_A1_DBI_L<0>	gDDR5_45SE	gDDR5_DATA	FB A1 DBI L<0>	6 77 79
FB_A0_DBI_L<1>	gDDR5_45SE	gDDR5_DATA	FB A0 DBI L<1>	6 77 79
FB_A1_DBI_L<1>	gDDR5_45SE	gDDR5_DATA	FB A1 DBI L<1>	6 77 79
FB_A0_DBI_L<2>	gDDR5_45SE	gDDR5_DATA	FB A0 DBI L<2>	6 77 79
FB_A1_DBI_L<2>	gDDR5_45SE	gDDR5_DATA	FB A1 DBI L<2>	6 77 79
FB_A0_DBI_L<3>	gDDR5_45SE	gDDR5_DATA	FB A0 DBI L<3>	6 77 79
FB_A1_DBI_L<3>	gDDR5_45SE	gDDR5_DATA	FB A1 DBI L<3>	6 77 79
FB_A0_WCLK_P<0>	gDDR5_80D	gDDR5_CMD	FB A0 WCLK P<0>	6 77 79
FB_A1_WCLK_P<0>	gDDR5_80D	gDDR5_CMD	FB A1 WCLK P<0>	6 77 79
FB_A0_WCLK_P<1>	gDDR5_80D	gDDR5_CMD	FB A0 WCLK P<1>	6 77 79
FB_A1_WCLK_P<1>	gDDR5_80D	gDDR5_CMD	FB A1 WCLK P<1>	6 77 79
FB_A0_WCLK_P<2>	gDDR5_80D	gDDR5_CMD	FB A0 WCLK P<2>	6 77 79
FB_A1_WCLK_P<2>	gDDR5_80D	gDDR5_CMD	FB A1 WCLK P<2>	6 77 79
FB_A0_WCLK_P<3>	gDDR5_80D	gDDR5_CMD	FB A0 WCLK P<3>	6 77 79
FB_A1_WCLK_P<3>	gDDR5_80D	gDDR5_CMD	FB A1 WCLK P<3>	6 77 79
FB_A0_WCLK_N<0>	gDDR5_80D	gDDR5_CMD	FB A0 WCLK N<0>	6 77 79
FB_A1_WCLK_N<0>	gDDR5_80D	gDDR5_CMD	FB A1 WCLK N<0>	6 77 79
FB_A0_WCLK_N<1>	gDDR5_80D	gDDR5_CMD	FB A0 WCLK N<1>	6 77 79
FB_A1_WCLK_N<1>	gDDR5_80D	gDDR5_CMD	FB A1 WCLK N<1>	6 77 79
FB_A0_WCLK_N<2>	gDDR5_80D	gDDR5_CMD	FB A0 WCLK N<2>	6 77 79
FB_A1_WCLK_N<2>	gDDR5_80D	gDDR5_CMD	FB A1 WCLK N<2>	6 77 79
FB_A0_WCLK_N<3>	gDDR5_80D	gDDR5_CMD	FB A0 WCLK N<3>	6 77 79
FB_A1_WCLK_N<3>	gDDR5_80D	gDDR5_CMD	FB A1 WCLK N<3>	6 77 79
FB_A0_DQ<7..0>	gDDR5_45SE	gDDR5_DATA	FB A0 DQ<7..0>	6 77 79
FB_A1_DQ<7..0>	gDDR5_45SE	gDDR5_DATA	FB A1 DQ<7..0>	6 77 79
FB_A0_DQ<15..8>	gDDR5_45SE	gDDR5_DATA	FB A0 DQ<15..8>	6 77 79
FB_A1_DQ<15..8>	gDDR5_45SE	gDDR5_DATA	FB A1 DQ<15..8>	6 77 79
FB_A0_DQ<23..16>	gDDR5_45SE	gDDR5_DATA	FB A0 DQ<23..16>	6 77 79
FB_A1_DQ<23..16>	gDDR5_45SE	gDDR5_DATA	FB A1 DQ<23..16>	6 77 79
FB_A0_DQ<31..24>	gDDR5_45SE	gDDR5_DATA	FB A0 DQ<31..24>	6 77 79
FB_A1_DQ<31..24>	gDDR5_45SE	gDDR5_DATA	FB A1 DQ<31..24>	6 77 79
FB_A0_RESET_L	gDDR5_45SE	gDDR5_CMD	FB A0 RESET L	77 79
FB_A1_RESET_L	gDDR5_45SE	gDDR5_CMD	FB A1 RESET L	77 79

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	DESCRIPTION	VALUE
FB_B0_CLK_P	gDDR5_80D	gDDR5_CLK	FB B0 CLK P	77 80
FB_B0_CLK_N	gDDR5_80D	gDDR5_CLK	FB B0 CLK N	77 80
FB_B1_CLK_P	gDDR5_80D	gDDR5_CLK	FB B1 CLK P	77 80
FB_B1_CLK_N	gDDR5_80D	gDDR5_CLK	FB B1 CLK N	77 80
FB_B0_A<8..0>	gDDR5_45SE	gDDR5_CMD	FB B0 A<8..0>	6 77 80
FB_B1_A<8..0>	gDDR5_45SE	gDDR5_CMD	FB B1 A<8..0>	6 77 80
FB_B0_ABI_L	gDDR5_45SE	gDDR5_CMD	FB B0 ABI L	6 77 80
FB_B1_ABI_L	gDDR5_45SE	gDDR5_CMD	FB B1 ABI L	6 77 80
FB_B0_RAS_L	gDDR5_45SE	gDDR5_CMD	FB B0 RAS L	77 80
FB_B1_RAS_L	gDDR5_45SE	gDDR5_CMD	FB B1 RAS L	77 80
FB_B0_CAS_L	gDDR5_45SE	gDDR5_CMD	FB B0 CAS L	77 80
FB_B1_CAS_L	gDDR5_45SE	gDDR5_CMD	FB B1 CAS L	77 80
FB_B0_WE_L	gDDR5_45SE	gDDR5_CMD	FB B0 WE L	77 80
FB_B1_WE_L	gDDR5_45SE	gDDR5_CMD	FB B1 WE L	77 80
FB_B0_CKE_L	gDDR5_45SE	gDDR5_CMD	FB B0 CKE L	77 80
FB_B1_CKE_L	gDDR5_45SE	gDDR5_CMD	FB B1 CKE L	77 80
FB_B0_CS_L	gDDR5_45SE	gDDR5_CMD	FB B0 CS L	77 80
FB_B1_CS_L	gDDR5_45SE	gDDR5_CMD	FB B1 CS L	77 80
FB_B0_EDC<0>	gDDR5_45SE	gDDR5_SVC	FB B0 EDC<0>	6 77 80
FB_B1_EDC<0>	gDDR5_45SE	gDDR5_SVC	FB B1 EDC<0>	6 77 80
FB_B0_EDC<1>	gDDR5_45SE	gDDR5_SVC	FB B0 EDC<1>	6 77 80
FB_B1_EDC<1>	gDDR5_45SE	gDDR5_SVC	FB B1 EDC<1>	6 77 80
FB_B0_EDC<2>	gDDR5_45SE	gDDR5_SVC	FB B0 EDC<2>	6 77 80
FB_B1_EDC<2>	gDDR5_45SE	gDDR5_SVC	FB B1 EDC<2>	6 77 80
FB_B0_EDC<3>	gDDR5_45SE	gDDR5_SVC	FB B0 EDC<3>	6 77 80
FB_B1_EDC<3>	gDDR5_45SE	gDDR5_SVC	FB B1 EDC<3>	6 77 80
FB_B0_DBI_L<0>	gDDR5_45SE	gDDR5_DATA	FB B0 DBI L<0>	6 77 80
FB_B1_DBI_L<0>	gDDR5_45SE	gDDR5_DATA	FB B1 DBI L<0>	6 77 80
FB_B0_DBI_L<1>	gDDR5_45SE	gDDR5_DATA	FB B0 DBI L<1>	6 77 80
FB_B1_DBI_L<1>	gDDR5_45SE	gDDR5_DATA	FB B1 DBI L<1>	6 77 80
FB_B0_DBI_L<2>	gDDR5_45SE	gDDR5_DATA	FB B0 DBI L<2>	6 77 80
FB_B1_DBI_L<2>	gDDR5_45SE	gDDR5_DATA	FB B1 DBI L<2>	6 77 80
FB_B0_DBI_L<3>	gDDR5_45SE	gDDR5_DATA	FB B0 DBI L<3>	6 77 80
FB_B1_DBI_L<3>	gDDR5_45SE	gDDR5_DATA	FB B1 DBI L<3>	6 77 80
FB_B0_DBI_L<0>	gDDR5_45SE	gDDR5_DATA	FB B0 DBI L<0>	6 77 80
FB_B1_DBI_L<0>	gDDR5_45SE	gDDR5_DATA	FB B1 DBI L<0>	6 77 80
FB_B0_DBI_L<1>	gDDR5_45SE	gDDR5_DATA	FB B0 DBI L<1>	6 77 80
FB_B1_DBI_L<1>	gDDR5_45SE	gDDR5_DATA	FB B1 DBI L<1>	6 77 80
FB_B0_DBI_L<2>	gDDR5_45SE	gDDR5_DATA	FB B0 DBI L<2>	6 77 80
FB_B1_DBI_L<2>	gDDR5_45SE	gDDR5_DATA	FB B1 DBI L<2>	6 77 80
FB_B0_DBI_L<3>	gDDR5_45SE	gDDR5_DATA	FB B0 DBI L<3>	6 77 80
FB_B1_DBI_L<3>	gDDR5_45SE	gDDR5_DATA	FB B1 DBI L<3>	6 77 80
FB_B0_WCLK_P<0>	gDDR5_80D	gDDR5_CMD	FB B0 WCLK P<0>	6 77 80
FB_B1_WCLK_P<0>	gDDR5_80D	gDDR5_CMD	FB B1 WCLK P<0>	6 77 80
FB_B0_WCLK_P<1>	gDDR5_80D	gDDR5_CMD	FB B0 WCLK P<1>	6 77 80
FB_B1_WCLK_P<1>	gDDR5_80D	gDDR5_CMD	FB B1 WCLK P<1>	6 77 80
FB_B0_WCLK_P<2>	gDDR5_80D	gDDR5_CMD	FB B0 WCLK P<2>	6 77 80
FB_B1_WCLK_P<2>	gDDR5_80D	gDDR5_CMD	FB B1 WCLK P<2>	6 77 80
FB_B0_WCLK_P<3>	gDDR5_80D	gDDR5_CMD	FB B0 WCLK P<3>	6 77 80
FB_B1_WCLK_P<3>	gDDR5_80D	gDDR5_CMD	FB B1 WCLK P<3>	6 77 80
FB_B0_WCLK_N<0>	gDDR5_80D	gDDR5_CMD	FB B0 WCLK N<0>	6 77 80
FB_B1_WCLK_N<0>	gDDR5_80D	gDDR5_CMD	FB B1 WCLK N<0>	6 77 80
FB_B0_WCLK_N<1>	gDDR5_80D	gDDR5_CMD	FB B0 WCLK N<1>	6 77 80
FB_B1_WCLK_N<1>	gDDR5_80D	gDDR5_CMD	FB B1 WCLK N<1>	6 77 80
FB_B0_WCLK_N<2>	gDDR5_80D	gDDR5_CMD	FB B0 WCLK N<2>	6 77 80
FB_B1_WCLK_N<2>	gDDR5_80D	gDDR5_CMD	FB B1 WCLK N<2>	6 77 80
FB_B0_WCLK_N<3>	gDDR5_80D	gDDR5_CMD	FB B0 WCLK N<3>	6 77 80
FB_B1_WCLK_N<3>	gDDR5_80D	gDDR5_CMD	FB B1 WCLK N<3>	6 77 80
FB_B0_DQ<7..0>	gDDR5_45SE	gDDR5_DATA	FB B0 DQ<7..0>	6 77 80
FB_B1_DQ<7..0>	gDDR5_45SE	gDDR5_DATA	FB B1 DQ<7..0>	6 77 80
FB_B0_DQ<15..8>	gDDR5_45SE	gDDR5_DATA	FB B0 DQ<15..8>	6 77 80
FB_B1_DQ<15..8>	gDDR5_45SE	gDDR5_DATA	FB B1 DQ<15..8>	6 77 80
FB_B0_DQ<23..16>	gDDR5_45SE	gDDR5_DATA	FB B0 DQ<23..16>	6 77 80
FB_B1_DQ<23..16>	gDDR5_45SE	gDDR5_DATA	FB B1 DQ<23..16>	6 77 80
FB_B0_DQ<31..24>	gDDR5_45SE	gDDR5_DATA	FB B0 DQ<31..24>	6 77 80
FB_B1_DQ<31..24>	gDDR5_45SE	gDDR5_DATA	FB B1 DQ<31..24>	6 77 80
FB_B0_RESET_L	gDDR5_45SE	gDDR5_CMD	FB B0 RESET L	77 80
FB_B1_RESET_L	gDDR5_45SE	gDDR5_CMD	FB B1 RESET L	77 80

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	DESCRIPTION	VALUE
LVDS_A_CLK_P	LVDS_85D	LVDS	LVDS A CLK P	85 89
LVDS_A_CLK_N	LVDS_85D	LVDS	LVDS A CLK N	85 89
LVDS_A_DATA_P<2..0>	LVDS_85D	LVDS	LVDS A DATA P<2..0>	85 89
LVDS_A_DATA_N<2..0>	LVDS_85D	LVDS	LVDS A DATA N<2..0>	85 89
LVDS_B_CLK_P	LVDS_85D	LVDS	LVDS B CLK P	85 89
LVDS_B_CLK_N	LVDS_85D	LVDS	LVDS B CLK N	85 89
LVDS_B_DATA_P<2..0>	LVDS_85D	LVDS	LVDS B DATA P<2..0>	85 89
LVDS_B_DATA_N<2..0>	LVDS_85D	LVDS	LVDS B DATA N<2..0>	85 89
LVDS_CONN_A_CLK_P	LVDS_85D	LVDS	LVDS CONN A CLK P	6 85
LVDS_CONN_A_CLK_N	LVDS_85D	LVDS	LVDS CONN A CLK N	6 85
LVDS_CONN_B_CLK_P	LVDS_85D	LVDS	LVDS CONN B CLK P	6 85
LVDS_CONN_B_CLK_N	LVDS_85D	LVDS	LVDS CONN B CLK N	6 85
LVDS_CONN_A_CLK_P	LVDS_85D	LVDS	LVDS CONN A CLK P	85 86
LVDS_CONN_A_CLK_N	LVDS_85D	LVDS	LVDS CONN A CLK N	85 86
LVDS_CONN_A_DATA_P<2..0>	LVDS_85D	LVDS	LVDS CONN A DATA P<2..0>	6 85 86
LVDS_CONN_A_DATA_N<2..0>	LVDS_85D	LVDS	LVDS CONN A DATA N<2..0>	6 85 86
LVDS_CONN_B_CLK_P	LVDS_85D	LVDS	LVDS CONN B CLK P	85 86
LVDS_CONN_B_CLK_N	LVDS_85D	LVDS	LVDS CONN B CLK N	85 86
LVDS_CONN_B_DATA_P<2..0>	LVDS_85D	LVDS	LVDS CONN B DATA P<2..0>	6 85 86
LVDS_CONN_B_DATA_N<2..0>	LVDS_85D	LVDS	LVDS CONN B DATA N<2..0>	6 85 86

Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE
---------------------------	----------	----------

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_L101_550	*	+1:1_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_L101_550	*	+1:1_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIODIFF	*	+1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2:1_SPACING	?
THERM	*	+2:1_SPACING	?
AUDIO	*	+2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20M
MEM_CMD	GND	*	GND_P20M
MEM_CTL	GND	*	GND_P20M
MEM_DQS	GND	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
CPU_27P4S	BOTTOM	OVERWRITE	OVERWRITE	0.23 MM	100 MIL	OVERWRITE	OVERWRITE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_CMD	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MD1	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
PCIE	GND	*	GND_P20M
SATA	GND	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SR_POWER	*	PWR_P20M
SATA	SR_POWER	*	PWR_P20M
USB	SR_POWER	*	PWR_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P20M

J31 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENETCONN P<3_0>		ENETCONN P<3_0>	37
ENETCONN R<3_0>		ENETCONN R<3_0>	37
CPUTHMNS D2 P		CPUTHMNS D2 P	51
CPUTHMNS D2 N		CPUTHMNS D2 N	51
CPUTHMNS D1 P		CPUTHMNS D1 P	51
CPUTHMNS D1 N		CPUTHMNS D1 N	51
GPU_TDIODE P		GPU_TDIODE P	51
GPU_TDIODE N		GPU_TDIODE N	51
GPUVCCIO SENSE P		GPUVCCIO SENSE P	83
GPUVCCIO SENSE N		GPUVCCIO SENSE N	83
VCCSAS0_CS_P		VCCSAS0_CS_P	49
VCCSAS0_CS_N		VCCSAS0_CS_N	49
ISNS LV5_S3_DDR_P		ISNS LV5_S3_DDR_P	49
ISNS LV5_S3_DDR_N		ISNS LV5_S3_DDR_N	49
CPUVCCIOCS0_CS_P		CPUVCCIOCS0_CS_P	49
CPUVCCIOCS0_CS_N		CPUVCCIOCS0_CS_N	49
GPXIMVP6_CS_R_P		GPXIMVP6_CS_R_P	51
GPXIMVP6_CS_R_N		GPXIMVP6_CS_R_N	51
GPXIMVP6_CS_P		GPXIMVP6_CS_P	51
GPXIMVP6_CS_N		GPXIMVP6_CS_N	51
ISNS AIRPORT_P		ISNS AIRPORT_P	103
ISNS AIRPORT_N		ISNS AIRPORT_N	103
ISNS HEDD_P		ISNS HEDD_P	41
ISNS HEDD_N		ISNS HEDD_N	41
ISNS LDRBELT_P		ISNS LDRBELT_P	41
ISNS LDRBELT_N		ISNS LDRBELT_N	41
GPXIMVP ISNS2_P		GPXIMVP ISNS2_P	84
GPXIMVP ISNS2_N		GPXIMVP ISNS2_N	84
ISNS PP1V5_S0GPU_P		ISNS PP1V5_S0GPU_P	101
ISNS PP1V5_S0GPU_N		ISNS PP1V5_S0GPU_N	101
ISNS PP1V5_S3_P		ISNS PP1V5_S3_P	101
ISNS PP1V5_S3_N		ISNS PP1V5_S3_N	101
GPXIMVP ISNS1_P		GPXIMVP ISNS1_P	84
GPXIMVP ISNS1_N		GPXIMVP ISNS1_N	84
ISNS PP1V0_S0GPU_P		ISNS PP1V0_S0GPU_P	101
ISNS PP1V0_S0GPU_N		ISNS PP1V0_S0GPU_N	101
ISNS PP3V3_S0GPU_P		ISNS PP3V3_S0GPU_P	101
ISNS PP3V3_S0GPU_N		ISNS PP3V3_S0GPU_N	101
ISNS TBT_P		ISNS TBT_P	50
ISNS TBT_N		ISNS TBT_N	50
CPUIMVP ISNS1G_P		CPUIMVP ISNS1G_P	50
CPUIMVP ISNS1G_N		CPUIMVP ISNS1G_N	50
CPUIMVP ISNS2G_P		CPUIMVP ISNS2G_P	50
CPUIMVP ISNS2G_N		CPUIMVP ISNS2G_N	50
CPUIMVP ISNS1_P		CPUIMVP ISNS1_P	50
CPUIMVP ISNS1_N		CPUIMVP ISNS1_N	50
CPUIMVP ISNS2_P		CPUIMVP ISNS2_P	50
CPUIMVP ISNS2_N		CPUIMVP ISNS2_N	50
CPUIMVP ISNS3_P		CPUIMVP ISNS3_P	50
CPUIMVP ISNS3_N		CPUIMVP ISNS3_N	50
ISNS HS_OTHER_P		ISNS HS_OTHER_P	50
ISNS HS_OTHER_N		ISNS HS_OTHER_N	50
ISNS HS_GPU_P		ISNS HS_GPU_P	50
ISNS HS_GPU_N		ISNS HS_GPU_N	50
ISNS HS_COMPUTING_P		ISNS HS_COMPUTING_P	50
ISNS HS_COMPUTING_N		ISNS HS_COMPUTING_N	50
CPUIMVP ISNS_P		CPUIMVP ISNS_P	50
CPUIMVP ISNS_N		CPUIMVP ISNS_N	50
ISNS PP1V0_S0GPU_P		ISNS PP1V0_S0GPU_P	101
ISNS PP1V0_S0GPU_N		ISNS PP1V0_S0GPU_N	101
ISNS PP3V3_S3_P		ISNS PP3V3_S3_P	101
ISNS PP3V3_S3_N		ISNS PP3V3_S3_N	101
CPU_VCORE_RMC_P		CPU_VCORE_RMC_P	105
CPU_VCORE_RMC_N		CPU_VCORE_RMC_N	105
ISNS PP1V5_S3_P		ISNS PP1V5_S3_P	101
ISNS PP1V5_S3_N		ISNS PP1V5_S3_N	101
ISNS GPU_P		ISNS GPU_P	78
ISNS GPU_N		ISNS GPU_N	78
ISNS CPUVCCSA_P		ISNS CPUVCCSA_P	49
ISNS CPUVCCSA_N		ISNS CPUVCCSA_N	49
ISNS CPUVCCIO_P		ISNS CPUVCCIO_P	49
ISNS CPUVCCIO_N		ISNS CPUVCCIO_N	49
CPUIMVP ISUM_P		CPUIMVP ISUM_P	50
CPUIMVP ISUM_N		CPUIMVP ISUM_N	50
CPUIMVP ISUMG_P		CPUIMVP ISUMG_P	50
CPUIMVP ISUMG_N		CPUIMVP ISUMG_N	50
ISNS PP1V5_S3_R_P		ISNS PP1V5_S3_R_P	103
ISNS PP1V5_S3_R_N		ISNS PP1V5_S3_R_N	103
ISNS PP3V3_S0_P		ISNS PP3V3_S0_P	103
ISNS PP3V3_S0_N		ISNS PP3V3_S0_N	103
PP1V5_GPU_CS_P		PP1V5_GPU_CS_P	78
PP1V5_GPU_CS_N		PP1V5_GPU_CS_N	78
GPUFB_CS_P		GPUFB_CS_P	78
GPUFB_CS_N		GPUFB_CS_N	78
ISNS AIRPORT_R_P		ISNS AIRPORT_R_P	103
ISNS AIRPORT_R_N		ISNS AIRPORT_R_N	103
ISNS TBT_P		ISNS TBT_P	104
ISNS TBT_N		ISNS TBT_N	104
PP1V5_GPU_PEX_IOVDD_SNS_P		PP1V5_GPU_PEX_IOVDD_SNS_P	78
PP1V5_GPU_PEX_IOVDD_SNS_N		PP1V5_GPU_PEX_IOVDD_SNS_N	78
GPU_FBVDQ0_SENSE_P		GPU_FBVDQ0_SENSE_P	77
GPU_FBVDQ0_SENSE_N		GPU_FBVDQ0_SENSE_N	77

J31 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P	6	32
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N	6	32
	LV101_DIFFPAIR		CHGR_CS1_R_P	65	
	LV101_DIFFPAIR		CHGR_CS1_R_N	65	
	LV101_DIFFPAIR		CHGR_CS0_R_P	65	
	LV101_DIFFPAIR		CHGR_CS0_R_N	65	
	AUDIODIFF	AUDIO	BI_MIC_P	6	62
	AUDIODIFF	AUDIO	BI_MIC_N	6	62
	AUDIODIFF	AUDIO	AUD_L01_L_P		
	AUDIODIFF	AUDIO	AUD_L01_L_N		
	AUDIODIFF	AUDIO	AUD_L01_R_P		
	AUDIODIFF	AUDIO	AUD_L01_R_N		
	AUDIODIFF	AUDIO	AUD_L02_L_P		
	AUDIODIFF	AUDIO	AUD_L02_L_N		
	AUDIODIFF	AUDIO	AUD_L02_R_P		
	AUDIODIFF	AUDIO	AUD_L02_R_N		
	AUDIODIFF	AUDIO	AUD_SPKRAMP_LIN_P		
	AUDIODIFF	AUDIO	AUD_SPKRAMP_LIN_N		
	AUDIODIFF	AUDIO	AUD_SPKRAMP_RIN_P		
	AUDIODIFF	AUDIO	AUD_SPKRAMP_RIN_N		
	AUDIODIFF	AUDIO	AUD_SPKRAMP_SUBIN_P		
	AUDIODIFF	AUDIO	AUD_SPKRAMP_SUBIN_N		
	AUDIODIFF	AUDIO	SM2375L_P		
	AUDIODIFF	AUDIO	SM2375L_N		
	AUDIODIFF	AUDIO	SM2375R_P		
	AUDIODIFF	AUDIO	SM2375R_N		
	AUDIODIFF	AUDIO	SM2375S_P		
	AUDIODIFF	AUDIO	SM2375S_N		
	AUDIO	AUDIO	SPKRCONN_L_OUT_P	6	61
	AUDIO	AUDIO	SPKRCONN_L_OUT_N	6	61
	AUDIO	AUDIO	SPKRCONN_R_OUT_P	6	61
	AUDIO	AUDIO	SPKRCONN_R_OUT_N	6	61
	AUDIO	AUDIO	SPKRCONN_S_OUT_P	6	61
	AUDIO	AUDIO	SPKRCONN_S_OUT_N	6	61
	USB_85D	USB	USB_TPAD_R_P	25	53
	USB_85D	USB	USB_TPAD_R_N	25	53
	SR_POWER		PP3V3_S0	6	7
	SR_POWER		PP3V3_S0	6	7
	SR_POWER		PP1V5_S3R50	7	
	GND		GND		

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

SYNC MASTER=K18_MLB		SYNC DATE=04/27/2011	
PAGE TITLE			
Project Specific Constraints			SIZE
Apple Inc.			051-9585
REVISION			3.0.0
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			108 OF 132
II NOT TO REPRODUCE OR COPY IT			SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			101 OF 105
IV ALL RIGHTS RESERVED			

J31 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MILS OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TPP, BGA				MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+50_OHM_SE	+50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2794_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
2794_OHM_SE	*	Y	0.250 MM	0.1 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM	0.200 MM	0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11	Y	0.105 MM	0.091 MM	0.120 MM	0.120 MM	0.080 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.091 MM	0.120 MM	0.120 MM	0.080 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM	0.160 MM	0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM	0.190 MM	0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM	0.230 MM	0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM	0.220 MM	0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM	0.330 MM	0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	-DEFAULT	?
BGA_P2MM	*	-DEFAULT	?
POT2_SPACE	*	0.071 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	POT2_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1_5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?
10X_DIELECTRIC	*	0.700 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF_ALT	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF_ALT	ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11	Y	0.099 MM	0.099 MM	0.280 MM	0.280 MM	0.280 MM
90_OHM_DIFF_ALT	ISL2, ISL11	Y	0.099 MM	0.099 MM	0.280 MM	0.280 MM	0.280 MM
90_OHM_DIFF_ALT	TOP, BOTTOM	Y	0.130 MM	0.130 MM	0.300 MM	0.300 MM	0.300 MM


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYNC MASTER=K18_MLB		SYNC DATE=04/27/2011	
PAGE TITLE: PCB Rule Definitions			
DRAWING NUMBER: 051-9585		SIZE: D	
REVISION: 3.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 109 OF 132		SHEET: 102 OF 105	


DDR 1.5V S3 (CPU & Memory) Current Sense (IM1C)

Gain: 231.4x, EDP: 14.1 A
 Rsense: 0.001 (RD010)
 V accross Rsense: 14.1 mV
 Gain needed: 234.1x




PCH Core (PCH VCCIO) Current Sense (ISBC)

Gain: 100x, EDP: 11.4 A
 Rsense: 0.002 (R9840)
 V accross Rsense: 22.8 mV
 Gain needed: 144.7x




GPU 1.05V Current Sense (IG1C)

Gain: 649.35x, EDP: 4.9 A
 Rsense: 0.001 (RD8310)
 V accross Rsense: 4.9 mV
 Gain needed: 673.47x




HDD Current Sense (IHDC)

Gain: 1000x, EDP: 2.5 A (12.5 W)
 Rsense: 0.001 (R4599)
 V accross Rsense: 2.5 mV
 Gain needed: 1320x




GPU FB (1.35V/1.5V) Current Sense (IG3C)

Gain: 294.12x, EDP: 11 A
 Rsense: 0.001 (R8360)
 V accross Rsense: 11 mV
 Gain needed: 300x




Airport Current Sense (IAPC)

Gain: 606x, EDP: 1 A
 Rsense: 0.005 (R3552)
 V accross Rsense: 5 mV
 Gain needed: 660x



GPU FB (1.35V/1.5V) Voltage Sense (VG3C)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,100K,201	CD029,CD049		LOADISNS:NO
117S0008	3	RES,100K,201	CD019,CD039,CD069		XWLOADISNS:NO

Power Sensors: SMC Extended


Apple Inc.

051-9585

3.0.0

130 OF 132


103 OF 105



Debug ADC
 I2C Address: 0x10 / 0x11
 ADC Range: 0V to 4.096V
 LSB: 0.001V


LCD Backlight Current Sense (IBLC)

Gain: 500x. EDP: 0.7 A
 Rsense: 0.005 (RD120)
 V across Rsense: 3.5 mV
 Gain needed: 942x




3.3V S3 Current Sense (IR1C)

Gain: 500x. EDP: 1.8 A
 Rsense: 0.003 (RD164)
 V across Rsense: 5.4 mV
 Gain needed: 611x




LCD Backlight Voltage Sense (VBLC)

Divider: -1/22




T29 Current Sense (IHSP)

Gain: 215.5x. EDP: 3 A
 Rsense: 0.005 (RD140)
 V across Rsense: 15 mV
 Gain needed: 220x




GPU 3.3V S0 Current Sense (IG2C)

Gain: 500x. EDP: 1.0 A
 Rsense: 0.005 (RD170)
 V across Rsense: 5 mV
 Gain needed: 660x



Power Sensors: Debug ADC		
Apple Inc.	DRAWING NUMBER	051-9585
	REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		131 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		104 OF 105
IV ALL RIGHTS RESERVED		

CPU Rippler Voltage Sense (VCRP)



DRAWN: MASTER=131, YONGS		DATE: 08/24/2011	
PAGE TITLE: Power Sensors: CPU Ripple			
DRAWING NUMBER: 051-9585		SIZE: D	
REVISION: 3.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 132 OF 132	
		SHEET: 105 OF 105	