

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
14.5				2009-06-12

K84 MLB SCHEMATIC

PVT 06/12/2009

Page	Contents	Sync
1	Table of Contents	K24_MLB 01/19/2009
2	System Block Diagram	K24_MLB 01/19/2009
3	Power Block Diagram	K24_MLB 01/19/2009
4	BOM Configuration	K24_MLB 01/19/2009
5	Revision History	K24_MLB 01/19/2009
6	Revision History	K24_MLB 01/19/2009
7	FUNC TEST	K24_MLB 02/04/2009
8	Power Aliases	K24_MLB 02/04/2009
9	SIGNAL ALIAS	K24_MLB 02/04/2009
10	CPU FSB	K24_MLB 04/06/2009
11	CPU Power & Ground	K24_MLB 04/06/2009
12	CPU Decoupling	K24_MLB 03/30/2009
13	eXtended Debug Port(MiniXDP)	K24_MLB 02/25/2009
14	MCP CPU Interface	K24_MLB 04/06/2009
15	MCP Memory Interface	K24_MLB 04/06/2009
16	MCP Memory Misc	K24_MLB 04/06/2009
17	MCP PCIe Interfaces	K24_MLB 04/06/2009
18	MCP Ethernet & Graphics	K24_MLB 04/06/2009
19	MCP PCI & LPC	K24_MLB 04/06/2009
20	MCP SATA & USB	K24_MLB 04/06/2009
21	MCP HDA & MISC	K24_MLB 03/24/2009
22	MCP Power & Ground	K24_MLB 04/06/2009
23	MCP Standard Decoupling	K24_MLB 04/06/2009
24	MCP Graphics Support	K24_MLB 04/06/2009
25	SB Misc	K24_MLB 02/15/2009
26	FSB/DDR3 Vref Margining	K24_MLB 04/06/2009
27	DDR3 SO-DIMM Connector A	K24_MLB 02/05/2009
28	DDR3 SO-DIMM Connector B	K24_MLB 02/05/2009
29	DDR3 Support	K24_MLB 04/06/2009
30	X16 WIRELESS CONNECTOR	K24_MLB 01/27/2009
31	Ethernet PHY (RTL8211CL)	K24_MLB 04/06/2009
32	Ethernet & AirPort Support	K24_MLB 04/06/2009
33	ETHERNET CONNECTOR	K24_MLB 04/06/2009
34	SATA Connectors	K24_MLB 01/19/2009
35	External USB Connectors	K24_MLB 02/05/2009

Page	Contents	Sync
36	SMC	K24_MLB 04/02/2009
37	SMC Support	K24_MLB 02/04/2009
38	LPC+SPI Debug Connector	K24_MLB 02/15/2009
39	K84 SMBUS CONNECTIONS	K24_MLB 01/19/2009
40	VOLTAGE SENSING	K24_MLB 04/06/2009
41	Current Sensing	K24_MLB 01/27/2009
42	Thermal Sensors	K24_MLB 02/04/2009
43	Fan	K24_MLB 04/06/2009
44	WELLSPRING 1	K24_MLB 03/04/2009
45	WELLSPRING 2	K24_MLB 02/25/2009
46	SMS	K24_MLB 03/04/2009
47	DEBUG SENSORS AND ADC	K19_MLB 02/25/2009
48	SPI ROM	K24_MLB 02/15/2009
49	AUDIO: CODEC/REGULATOR	A0010 04/09/2009
50	AUDIO: LINE INPUT FILTER	A0010 04/09/2009
51	AUDIO: HEADPHONE FILTER	A0010 04/09/2009
52	AUDIO: SPEAKER AMP	A0010 04/09/2009
53	AUDIO: JACK	A0010 04/09/2009
54	AUDIO: JACK TRANSLATORS	A0010 04/09/2009
55	DC-In & Battery Connectors	K24_MLB 02/05/2009
56	PBUS Supply/Battery Charger	K24_MLB 02/05/2009
57	5V/3.3V SUPPLY	
58	1.5V/0.75V DDR3 SUPPLY	
59	IMVP6 CPU VCore Regulator	K24_MLB 03/03/2009
60	MCP CORE REGULATOR	K24_MLB 02/15/2009
61	CPU VTT(1.05V) SUPPLY	K24_MLB 02/04/2009
62	MISC POWER SUPPLIES	K24_MLB 03/24/2009
63	POWER SEQUENCING	K24_MLB 02/15/2009
64	POWER FETS	K24_MLB 02/15/2009
65	LVDS CONNECTOR	K24_MLB 02/15/2009
66	DISPLAYPORT SUPPORT	K24_MLB 04/06/2009
67	DisplayPort Connector	K24_MLB 04/06/2009
68	LCD Backlight Driver (MC34845)	VEN081_K191 02/09/2009
69	LCD Backlight Support	K24_MLB 04/06/2009
70	CPU/FSB Constraints	K24_MLB 04/06/2009

Page	Contents	Sync
71	Memory Constraints	K24_MLB 04/06/2009
72	MCP Constraints 1	K24_MLB 03/30/2009
73	MCP Constraints 2	K24_MLB 04/06/2009
74	Ethernet Constraints	K24_MLB 04/06/2009
75	SMC Constraints	K24_MLB 04/06/2009
76	K84 SPECIAL CONSTRAINTS	K24_MLB 01/19/2009
77	K84 RULE DEFINITIONS	K24_MLB 01/19/2009


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7982	1	SCHEM,MLB,K84	SCM	CRITICAL	
820-2567	1	PCBP,MLB,K84	PCB	CRITICAL	

DRAWING TITLE		SCHEM,MLB,K84	
DRAWING NUMBER		051-7982	SIZE D
REVISION		14.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 77	
IV ALL RIGHTS RESERVED			

www.vinafix.vn


NOT UP TO DATE



SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	2 OF 109
		SHEET	2 OF 77

K84 POWER SYSTEM ARCHITECTURE

NOT UP TO DATE



SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 14.5.0	BRANCH
		PAGE 3 OF 109	SHEET
		3 OF 77	

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0035	PCBA,MLB,FOX DDR CONN,K84	K84_COMMON,CPU_2_0GHE,FOX_DDR_CONN,EEE_SCG
639-0254	PCBA,MLB,MLX DDR CONN,K84	K84_COMMON,CPU_2_0GHE,MLX_DDR_CONN,EEE_A36
085-0748	K84 MLB DEVELOPMENT BOM	K84_DEVEL_ENG

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:SCG]	CRITICAL	EEE_SCG
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:A36]	CRITICAL	EEE_A36

BOM Groups

BOM GROUP	BOM OPTIONS
K84_COMMON	COMMON,ALTERNATE,K84_MCP,K84_MISC,K84_DEBUG_ENG,K84_PROGPARTS
K84_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K84_MISC	ONEWIRE_PU,DP_ESD,MIKEY,LDO_NO,MIKEY_LOAD_DET,MEM_SENSE,IP05_HIGH_SIDE_SENSE,MCP_T_DIODE_SENSOR,MCP5MC_DIGITEMP_YES
K84_PROGPARTS	BOOTROM_PROG,SMC_PROG,WELLSPRING_PROG
K84_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K84_DEBUG_PVT	DEVEL_BOM,SMC_DEBUG_YES,XDP,NO_VREFMRGN
K84_DEBUG_PROD	SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K84_DEVEL_ENG	DEBUG_ADC,XDP_CONN,LPCPLUS,VREFMRGN
K84_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33753704	1	FOC,EDGE,PRG,2.24,FSW,1666,80,38,BGA	U1800	CRITICAL	CPU_2_0GHE
33880710	1	IC,CMCP,MCP79,35X35MM,BGA1437,B03	U1400	CRITICAL	MCP_B03
51680706	1	CONN,204P,SOD128,SOCKET,DDR3,8MM,BGA	J3200	CRITICAL	FOX_DDR_CONN
516-0201	1	CONN,204P,SOD128,P=0.6MM	J3100	CRITICAL	FOX_DDR_CONN
51680790	1	CONN,204P,SOD128,SOCKET,DDR3,8MM,BOM/SC	J3200	CRITICAL	MLX_DDR_CONN
516-0213	1	CONN,204P,SOD128,P=0.6MM,HF	J3100	CRITICAL	MLX_DDR_CONN
452-1708	4	SCR,M1.4X0.35X6.0,D4,NO.3,MLX,M97	SCREW1,SCREW2,SCREW3,SCREW4	CRITICAL	

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0748	1	K84 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33880563	1	IC,SMC,SS8/2117,84X98M,TLP,RF	U4900	CRITICAL	SMC_BLANK
34182485	1	IC,SMC,K84	U4900	CRITICAL	SMC_PROG
33580610	1	IC,FLASH,SP1,32MBIT,3.3V,8MM,8-B,80P	U6100	CRITICAL	BOOTROM_BLANK
34182487	1	IC,FRGMR,EF1,BOOTROM,UNLOCK,K84	U6100	CRITICAL	BOOTROM_PROG
33782993	1	IC,PSOC+ M/ USB,56 PIN,MCP,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK
34182491	1	IC,WELLSPRING CONTROLLER,K84	U5701	CRITICAL	WELLSPRING_PROG


LOCKED BOOTROM APN IS 34182488

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15280693	15280778		ALL	DAIS/VISSAY, HANLAYERS AS ALTERNATE
15280796	15280685		ALL	CYRTEC AS ALTERNATE
13780058	13780053		ALL	SEDA AS ALTERNATE
13880603	13880602		ALL	MURATA AS ALTERNATE
12880093	12880218		ALL	KEMET AS ALTERNATE
15280874	15280516		ALL	HANLAYERS AS ALTERNATE
15280847	15280586		ALL	HANLAYERS AS ALTERNATE
10480018	10480023		ALL	DAIS/VISSAY AS ALTERNATE
514-0690	514-0691		ALL	PLASTIC PART AS ALTERNATE
514-0688	514-0689		ALL	PLASTIC PART AS ALTERNATE
35382718	35382310		ALL	NEW INTERSEL PART AS ALTERNATE
13880661	13880540		ALL	LOW NOISE MURATA AS ALTERNATE

514-0690 IS PLASTIC VERSION OF 514-0691 METAL PART FOR MINI DP CONNECTOR
514-0688 IS PLASTIC VERSION OF 514-0689 METAL PART FOR USB CONNECTORS

K84 BOARD STACK-UP



SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
PAGE TITLE			
BOM Configuration			
		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 109
		SHEET	4 OF 77

Revision History NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.
4/2/2009: RELEASE 9.3.0 (MAJOR):
- PAGE 4: B ADDED 5.95MM SANYO PART 128S0288 AS ALTERNATE TO 128S0271
- PAGE 4: B ADDED 5.95MM SANYO PART 128S0288 AS ALTERNATE TO 128S0248
- PAGE 4: DELETED 152S0694 ALTERNATE ENTRY FOR 152S0138 AS IT IS NOT USED
- PAGE 40: REPLACED BOM Q5032 WITH SINGLE Q5032 & Q5033 (APN 376S0612)
- PAGE 40: DELETED COMMENTS FOR Q5032 AND Q5033
- PAGE 54: B CHANGED R5412 TO 100K (11480127)
- PAGE 54: B CHANGED MIN_LINE/NECK_WIDTH ATTRIBUTES TO 5V_S3_DVSL, 3V3S_VBST, 3V3S_DRV, AND THE NET NAME TO UNDERSCORE
- PAGE 74: CHANGED R7432 TO 0.001UF AS PER RDAR://6812904
- PAGE 75: CHANGED R7569 TO 11.3K APN 114S0319 FOR SETTING THE CORRECT OCSET AS PER DAYU
- PAGE 97: CHANGED MIN_NECK_WIDTH ASSOCIATED WITH PPOVOT TO 0.24MM AS THAT'S THE PIN WIDTH
- PAGE 97: CHANGED MIN_LINE/NECK_WIDTH ASSOCIATED WITH GND_LCDBKLT_SGND TO 0.6/0.24MM
PAGES SYNCED FROM DAVID'S AUDIO MLB SINCE LAST RELEASE 9.2.0
- REMOVED R6725 AND =PP3V3_S3_AUDIO CONNECTION TO MAX14504 ANALOG SWITCH
4/2/2009: RELEASE: 9.4.0 (MAJOR):
- PAGE 97: ADDED A 1000PFCAP (C9777) ON LCDBKLT_VIN NEAR PIN 1
- PAGE 97: REPLACED C9717 WITH 1000PFCAP APN 132S0147 AND ADDED PLACEMENT NOTE AS PER JOHN SCHEM
4/2/2009: RELEASE: 9.5.0 (MAJOR):
- PAGE 4: DELETED EXTRA TALL POGO CONNECTORS AND Z0911 MLB MOUNTING HOLES WITH 2.7 MM DIAMETER PLATED HOLES - APN 998-1584
4/3/2009: RELEASE: 9.6.0 (MAJOR):
- PAGE 4: UNDER K84_PROGRAMMERS_BOM GROUP, REPLACED BLANK P/N WITH PROGRAMMED P/N
- PAGE 9: ADDED GLOBAL_DIGITAL_GROUND NET WITH MIN_LINE/NECK_WIDTH AND VOLTAGE ATTRIBUTES
- PAGE 9: REPLACED Z0905 AND Z0913 MLB MOUNTING HOLES WITH 2.7 MM DIAMETER PLATED HOLES - APN 998-1584
- PAGE 9: DELETED GND_MIN_LINE/NECK_WIDTH AND VOLTAGE ATTRIBUTES FROM FAN_SPANOFF
PAGES SYNCED FROM LENG'S AUDIO MLB SINCE LAST RELEASE 9.5.0*
- REMOVED OPTIONAL_STUFF_AROUND_RESISTORS FOR ANALOG SWITCH
- CONNECT AUDIO JACK SHIELD TO DIGITAL GROUND.
4/3/2009: RELEASE: 10.0.0 (RFA):
- PAGE 9: ADDED 7 EXTRA TALL POGO PINS FOR EMI - 4 STUFFED AT THE BOTTOM, 3 UNSTUFFED ON THE TOP
- PAGE 29: DELETED MAKE_BASE_TRUE ASSOCIATED WITH ALL SYS_PWRGD
- PAGE 29: DELETED DUPLICATION OF MAKE_BASE_TRUE ASSOCIATED WITH I2C_MIKEY_SCL/SDA_E
- PAGE 69: REFRESHED J6955 SYMBOL - APN 516S0787
- PAGE 78: DELETED MAKE_BASE_TRUE ASSOCIATED WITH ALL SYS_PWRGD
- PAGE 78: DELETED SYNONYMS AS THEY ARE NOT NEEDED ANYMORE (DUE TO 0 OHMS)
PAGES SYNCED FROM LENG'S AUDIO MLB SINCE LAST RELEASE 9.6.0*
- ADDED 100PFCAP ON THREE SPEAKER CONNECTORS.
- CHANGED MIN_WIDTH OF CODEC HP OUT NETS.
4/5/2009: RELEASE 10.1.0 (MAJOR):
- PAGE 4: ADDED CHGR 6258 BOM OPTION UNDER MODULE PARTS TABLE AND TO K84_MISC_BOM_GROUP. THIS IS TO STUFF ISL6258 PART
- PAGE 9: ADDED ONE MORE EXTRA TALL POGO PIN ON THE RIGHT SIDE OF BOARD WITH 920-012 ADAPTER
- PAGE 13: FIXED THE NOTE ON THE XDP PAGE- REPLACING 920-0620 ADAPTER BOARD WITH 920-012 ADAPTER
- PAGE 34: RENAMED P5VWLAN_SS NET TO P3V3WLAN_SS
- PAGE 46: DELETED TEXT NOTE RELATED TO R4691 & R4699 AS IT IS NA TO K84
- PAGE 54: MOVED THE R461 CONNECTION TO SENSOR_A1 TO THE RIGHT SIDE TO SHOW A SEPARATE CONNECTION FOR CLARTT
- PAGE 54: DELETED TEXT NOTE ON BATTERY_LED DRIVER AS IT IS NA TO K84
- PAGE 69: PUT R6961 BEFORE C6955 TO GET RC FILTER ALSO FOR NOW, REPLACED R6961 WITH A 0 OHM RESISTOR AND MUSTUFFED C6955
- PAGE 70: ADDED OMIT BOM OPTION TO U7000 AS THIS PART WILL GET STUFFED WITH EITHER ISL6259 OR ISL6258 DEPENDING UPON PAGE 4 BOM TABLE
- PAGE 70: FIXED Q7001 DRAIN-SOURCE ORIENTATION
4/6/2009 - RELEASE 10.1.1 (MINOR):
SCHEMATIC AND BOM CLEAN-UP
- PAGE 4: DELETED CHGR 6258 AND RENAMED 6259 NO TO CHGR 6259 NO. REPLACED CHGR 6258 WITH CHGR 6259 NO IN MODULE PARTS
- PAGE 4: DELETED ENTRIES IN THE ALTERNATE BOM TABLE FOR THE FOLLOWING APN: 516-0213 AND 516-0690
- PAGE 8: DELETED =PP3V3_S3_AUDIO ALIAS AS IT IS NO LONGER APPLICABLE
- PAGE 8: DELETED MAKE_BASE_TRUE FROM Z3_SCLK AND Z3_MOSI AS THEY CONFLICT WITH FUNC TEST ATTRIBUTE ON PAGE 7
- PAGE 69: RENAMED 6259_NO/YES TO CHGR 6259_NO/YES
4/6/2009 - RELEASE 11.0.0 (OK2FAB):
- NO CHANGE SINCE LAST MINOR RELEASE 10.1.1
4/7/2009 - RELEASE 12.0.0 OK2FAB (RFA):
- NO CHANGE SINCE LAST RFA RELEASE 11.0.0
THIS IS A RESUBMIT AS PREVIOUS RFA DIDNT GO THROUGH
4/23/2009 - RELEASE 12.1.0 (MAJOR):
- PAGE 4: ADDED METAL PART ALTERNATES FOR USB AND MINI DP CONNECTORS. ALSO ADDED CORRESPONDING NOTES.
- 514-0691 ALTERNATE FOR 514-0690
- 514-0689 ALTERNATE FOR 514-0688
- PAGE 4: REPLACED J1300 XDP CONNECTOR WITH MORE ROBUST CONNECTOR APN 998-2811
- PAGE 39: REPLACED J3900 ETHERNET CONNECTOR WITH POR PLASTIC CONNECTOR APN 514-0692
- PAGE 46: REPLACED J4600 & J4610 USB CONNECTORS WITH POR PLASTIC CONNECTOR APN 514-0688
- PAGE 75: CHANGE Q7560 AND Q7565 TO SIS426 APN 376S0749 PER RDAR://6812904
- PAGE 75: CHANGE R7565 TO 100M APN 113S0023 PER RDAR://6812904
- PAGE 76: CHANGED THE CPU_VST OVER CURRENT TRIP POINT PER RDAR://6792329 BY CHANGING R7604 FROM 8.87K TO 6.04K
- PAGE 94: REPLACED J9400 DP CONNECTOR WITH POR PLASTIC CONNECTOR APN 514-0690
- PAGE 94: CHANGED C7565 AND C7568 TO CASE B4_SM PACKAGE FROM CASE B2_SM DUE TO PACKAGING ERROR (SAME APN)
4/24/2009 - RELEASE 12.2.0 (MAJOR):
PAGES SYNCED FROM CASEY'S AUDIO MLB SINCE LAST RELEASE 12.1.0*
- REPLACED J6700 WITH APN 914-0694
- ADDED D2 6702 AND L6706
- CONNECTED R6860 TO AUD_IP_PERPH_DET
4/27/2009 - RELEASE 12.3.0 (MAJOR & WEEKLY ECO):
- PAGE 4: ADDED NEW BOM ENTRY 639-0254 FOR MOLEX DCR3 CONNECTOR CONFIG. ALSO EDITED 639-0039 BOM NAME TO REFLECT FOXCONN DCR3 CONNECTOR. ADDED TWO ENTRIES (J3200 AND J3100) FOR FOXCONN AND TWO FOR MOLEX UNDER MODULE PARTS TABLE
- PAGE 74: CHANGED C7432 TO 0.001UF AS PER RDAR://6792327
- PAGE 74: UNSTUFFED C7434 AS PER RDAR://6792327
- PAGE 74: CHANGED R7428 TO 0.47UF AS PER RDAR://6792327
- PAGE 74: CHANGED R7418 FROM 226K TO 23K TO CHANGE THE OVP POINT TO 35.3V AS PER KIRAN
4/28/2009: RELEASE 12.4.0 (MAJOR):
- PAGE 67: ADDED 0603 FERRITE PLACEHOLDERS APN 155S0367 ON RIGHT PIEZO SPEAKER FOR EMI PURPOSES - L6707 & L6708
4/28/2009: RELEASE 12.5.0 (MAJOR):
- PAGE 67: MOVED L6707 & L6708 TO J6703 (FULL RANGE SPEAKER CONNECTOR) BETWEEN CAPS AND CONNECTOR
4/29/2009: RELEASE 12.6.0 (MAJOR & WEEKLY ECO):
- PAGE 67: ADDED 0603 FERRITE PLACEHOLDERS APN 155S0367 ON RIGHT PIEZO SPEAKER J6704 FOR EMI PURPOSES - L6709 & L6711
- PAGE 97: CHANGED L9710 TO A BIGGER 2525 PACKAGE (LOW DCR) APN 152S0585 FOR BETTER EFFICIENCY
4/29/2009: RELEASE 12.7.0 (MAJOR & WEEKLY ECO):
- PAGE 97: CHANGED L9710 BACK TO THE ORIGINAL APN 152S0826 AS 2525 PACKAGE CAN'T FIT IN
5/01/2009: RELEASE 12.8.0 (MAJOR):
- PAGE 4: ADDED A36 EEE NUMBER FOR NEW BOM CONFIGURATION 639-0254
- PAGE 6: ADDED 0 OHM RESISTORS R6003 AND R6004 ON AVDD AND DVDD SUPPLY RAILS TO ADC CHIP
- PAGE 60: CHANGED R6001 & R6002 TO 33 OHMS RESISTORS TO FIX UNDERSHOOT ON I2C BUS
05/01/2009: RELEASE 12.9.0 (MAJOR):
- PAGE 4: UPDATED PLASTIC PART ALTERNATES FOR USB AND MINI DP CONNECTORS. ALSO ADDED CORRESPONDING NOTES.
- 514-0690 PLASTIC ALTERNATE FOR 514-0691 METAL;
- 514-0688 PLASTIC ALTERNATE FOR 514-0689 METAL
- PAGE 46: REPLACED PLASTIC USB CONNECTORS WITH METAL APN 514-0689 PARTS
- PAGE 48: REPLACED PLASTIC MINI DP CONNECTOR WITH METAL APN 514-0691 PART
05/04/2009: RELEASE 12.10.0 (MAJOR):
- PAGE 4: REMOVED SHORT POGO PIN ALTERNATE
- PAGE 4: REVERTING MCP TO EARLIER USE APN 338S0710
- PAGE 60: CHANGED U6050 INA 211 PART TO 200X GAIN INA 210 APN 353S2073
05/05/2009: RELEASE 12.11.0 (MAJOR & WEEKLY ECO):
- PAGE 4: ADDED QUANTITIES OF DIME CONNECTOR SCREWS APN 452-1708
- PAGE 4: ADDED NOTE TO BOM FOR USING METAL PARTS AND CAD SYMBOLS
- THOUGH POR IS PLASTIC USB CONNECTOR PART
- PAGE 94: ADDED NOTE TO BOM FOR USING METAL PARTS SCHEMATIC AND CAD SYMBOLS
- THOUGH POR IS PLASTIC MINI DP CONNECTOR PART

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
Revision History			
 Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	6 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	6 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Functional Test Points

FAN CONNECTORS FUNC_TEST

818	TRUE	PP5VRT_S0	7 8
819	TRUE	FAN_RT_PWM	43
820	TRUE	FAN_RT_TACH	43

(NEED TO ADD 1 GND TP)

MIC FUNC_TEST

821	TRUE	BI_MIC_LO	53 54
822	TRUE	BI_MIC_HI	53 54
823	TRUE	BI_MIC_SHIELD	53 54

SPEAKER FUNC_TEST

824	TRUE	SPKRAMP_L_N_OUT	52 53
825	TRUE	SPKRAMP_L_P_OUT	52 53
826	TRUE	SPKRAMP_R_N_OUT	52 53
827	TRUE	SPKRAMP_R_P_OUT	52 53
828	TRUE	SPKRAMP_SUB_N_OUT	52 53
829	TRUE	SPKRAMP_SUB_P_OUT	52 53

LVDS FUNC_TEST

830	TRUE	PP3V3_LCDVDD_SW_F	7 65 (NEED 2 TP)
831	TRUE	PP3V3_S0_LCD_F	65
832	TRUE	PPVOUT_S0_LCDBKLT	7 47 65 68 (NEED 2 TP)
833	TRUE	LVDS_IG_DDC_CLK	18 65
834	TRUE	LVDS_IG_DDC_DATA	18 65
835	TRUE	LVDS_IG_A_DATA_N<0>	18 65 72
836	TRUE	LVDS_IG_A_DATA_P<0>	18 65 72
837	TRUE	LVDS_IG_A_DATA_N<1>	18 65 72
838	TRUE	LVDS_IG_A_DATA_P<1>	18 65 72
839	TRUE	LVDS_IG_A_DATA_N<2>	18 65 72
840	TRUE	LVDS_IG_A_DATA_P<2>	18 65 72
841	TRUE	LVDS_IG_A_CLK_F_N	65 72
842	TRUE	LVDS_IG_A_CLK_F_P	65 72
843	TRUE	LED_RETURN_1	65 68
844	TRUE	LED_RETURN_2	65 68
845	TRUE	LED_RETURN_3	65 68
846	TRUE	LED_RETURN_4	65 68
847	TRUE	LED_RETURN_5	65 68
848	TRUE	LED_RETURN_6	65 68
849	TRUE	PP5V_S3_CAMERA_F	7 65
850	TRUE	USB_CAMERA_CONN_P	65 73
851	TRUE	USB_CAMERA_CONN_N	65 73

(NEED TO ADD 5 GND TP)

SATA ODD CONN FUNC_TEST

852	TRUE	PP5V_SW_ODD	(NEED 2 TP) 7 34 47
853	TRUE	SMC_ODD_DETECT	34 36
854	TRUE	SATA_ODD_D2R_C_P	34 72
855	TRUE	SATA_ODD_D2R_C_N	34 72
856	TRUE	SATA_ODD_R2D_P	34 72
857	TRUE	SATA_ODD_R2D_N	34 72

(NEED TO ADD 2 GND TP)

SATA HDD/SIL FUNC_TEST

858	TRUE	PP5V_S0_HDD_FLT	(NEED 2 TP) 7 34
859	TRUE	SATA_HDD_R2D_P	34 72
860	TRUE	SATA_HDD_R2D_N	34 72
861	TRUE	SATA_HDD_D2R_C_P	34 72
862	TRUE	SATA_HDD_D2R_C_N	34 72
863	TRUE	SYS_LED_ANODE_R	34

(NEED TO ADD 3 GND TP)

BATT POWER CONN FUNC_TEST

864	TRUE	SMBUS_SMC_BSA_SCL	39 75
865	TRUE	SMBUS_SMC_BSA_SDA	39 75
866	TRUE	SYS_DETECT_L	55
867	TRUE	BATT_POS_F	55 56

(NEED TO ADD 2 GND TP) (NEED 2 TP)

HALL EFFECT CONNECTOR FUNC_TEST

868	TRUE	PP3V42_G3H	7 8
869	TRUE	SMC_LID_R	55

X16 WIRELESS CONN FUNC_TEST

870	TRUE	PP3V3_S3_BT_F	30
871	TRUE	CONN_PCIE_MINI_D2R_P	30 72
872	TRUE	CONN_PCIE_MINI_D2R_N	30 72
873	TRUE	CONN_PCIE_MINI_R2D_P	30 72
874	TRUE	CONN_PCIE_MINI_R2D_N	30 72
875	TRUE	PCIE_CLK100M_MINI_CONN_P	30 72
876	TRUE	PCIE_CLK100M_MINI_CONN_N	30 72
877	TRUE	PP3V3_WLAN	7 30 (NEED 2 TP)
878	TRUE	PCIE_WAKE_L	17 30
879	TRUE	CONN_USB2_BT_P	30 73
880	TRUE	CONN_USB2_BT_N	30 73
881	TRUE	MINI_CLKREQ_Q_L	30
882	TRUE	MINI_RESET_CONN_L	30

(NEED TO ADD 2 GND TP)

IPD_FLEX CONN FUNC_TEST

883	TRUE	PP3V3_S3_LDO	7 45
884	TRUE	PP18V5_S3	7 45
885	TRUE	Z2_CS_L	44 45
886	TRUE	Z2_DEBUG3	44 45
887	TRUE	Z2_MOSI	44 45
888	TRUE	Z2_MISO	44 45
889	TRUE	Z2_SCLK	44 45
890	TRUE	Z2_BOOST_EN	45
891	TRUE	Z2_HOST_INTN	44 45
892	TRUE	Z2_CLKIN	44 45
893	TRUE	Z2_KEY_ACT_L	44 45
894	TRUE	Z2_RESET	44 45
895	TRUE	PSOC_MISO	44 45
896	TRUE	PSOC_MOSI	44 45
897	TRUE	PSOC_SCLK	44 45
898	TRUE	SMBUS_SMC_A_S3_SDA	39 75
899	TRUE	SMBUS_SMC_A_S3_SCL	39 75
900	TRUE	PSOC_F_CS_L	44 45
901	TRUE	PICKB_L	44 45

(NEED TO ADD 2 GND TP)

KEYBOARD CONN FUNC_TEST

902	TRUE	PP3V3_S3	7 8
903	TRUE	PP3V42_G3H	7 8
904	TRUE	WS_KBD1	44
905	TRUE	WS_KBD2	44
906	TRUE	WS_KBD3	44
907	TRUE	WS_KBD4	44
908	TRUE	WS_KBD5	44
909	TRUE	WS_KBD6	44
910	TRUE	WS_KBD7	44
911	TRUE	WS_KBD8	44
912	TRUE	WS_KBD9	44
913	TRUE	WS_KBD10	44
914	TRUE	WS_KBD11	44
915	TRUE	WS_KBD12	44
916	TRUE	WS_KBD13	44
917	TRUE	WS_KBD14	44
918	TRUE	WS_KBD15_CAP	44
919	TRUE	WS_KBD16_NUM	44
920	TRUE	WS_KBD17	44
921	TRUE	WS_KBD18	44
922	TRUE	WS_KBD19	44
923	TRUE	WS_KBD20	44
924	TRUE	WS_KBD21	44
925	TRUE	WS_KBD22	44
926	TRUE	WS_KBD23	44
927	TRUE	WS_KBD_ONOFF_L	44
928	TRUE	WS_LEFT_SHIFT_KBD	44
929	TRUE	WS_LEFT_OPTION_KBD	44
930	TRUE	WS_CONTROL_KBD	44

(NEED TO ADD 1 GND TP)

POWER NETS FUNC_TEST

931	TRUE	PPVCORE_S0_CPU	8
932	TRUE	PPVCORE_S0_MCP	8
933	TRUE	PP0V75_S0	8
934	TRUE	PP1V05_S0	8
935	TRUE	PP1V5_S0	8
936	TRUE	PP1V8_S0	8
937	TRUE	PP5VLT_S0	8
938	TRUE	PP5VRT_S0	7 8
939	TRUE	PP3V3_S0	8
940	TRUE	PP1V5_S3	8
941	TRUE	PP3V3_S3	7 8
942	TRUE	PP5V_S3	8
943	TRUE	PP1V1R1V05_S5	8
944	TRUE	PP3V3_S5	8
945	TRUE	PP3V42_G3H	7 8
946	TRUE	PPBUS_G3H	8
947	TRUE	PP3V3_ENET_PHY	8
948	TRUE	PP1V2R1V05_ENET	8
949	TRUE	PP3V3_G3_RTC	21 22 25
950	TRUE	PP3V3_WLAN	7 30
951	TRUE	PP5V_SW_ODD	7 34 47
952	TRUE	PP5V_S0_HDD_FLT	7 34
953	TRUE	PP3V3_S5_AVREF_SMC	36 37
954	TRUE	PP18V5_S3	7 45
955	TRUE	PP3V3_S3_LDO	7 45
956	TRUE	PP3V3_LCDVDD_SW_F	7 65
957	TRUE	PPVOUT_S0_LCDBKLT	7 47 65 68
958	TRUE	PP4V5_AUDIO_ANALOG	49
959	TRUE	SMC_PM_G2_EN	36 57 63
960	TRUE	PM_SLP_S4_L	21 36 37 63
961	TRUE	PM_SLP_S3_L	21 32 36 56 63 67
962	TRUE	PP5V_S3_CAMERA_F	7 65

(NEED TO ADD 1 GND TP)


DC POWER CONN FUNC_TEST

963	TRUE	PP18V5_DCIN_FUSE	(NEED 2 TP) 55
964	TRUE	ADAPTER_SENSE	55


(NEED TO ADD 2 GND TP)

SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
FUNC TEST			
Apple Inc.		DRAWING NUMBER	051-7982
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	14.5.0
		PAGE	7 OF 109
		SHEET	7 OF 77


"S0,S0M" RAILS




"ENET" RAILS





PEX & SATA AVDD/DVDD aliases




"S3" RAILS




"S5" RAILS




"G3H" RAILS



PAGE TITLE		SYNC DATE=02/04/2009	
		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	8 OF 109
		SHEET	8 OF 77




PAGE TITLE		SYNC DATE=02/04/2009	
SIGNAL ALIAS			
 Apple Inc.	DRAWING NUMBER	051-7982	SIZE
	REVISION	14.5.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	9 OF 109
		SHEET	9 OF 77



SYNC FROM T18
 CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
CPU FSB			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		051-7982	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		14.5.0	
		PAGE	SHEET
		10 OF 109	10 OF 77





SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
CPU Power & Ground			
Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
		REVISION 14.5.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 11 OF 109	SHEET 11 OF 77


CPU VCore HF and Bulk Decoupling

4X 330UF, 20X 22UF 0805




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402




SYNC FROM T18
 REMOVE NO STUFF CAPS C1220 TO C1231
 REMOVE C1244 & C1245
 CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

SYNC MASTER=K24 MLB		SYNC DATE=03/30/2009	
PAGE TITLE CPU Decoupling			
DRAWING NUMBER 051-7982		SIZE D	
REVISION 14.5.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 12 OF 109		SHEET 12 OF 77	

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
USE WITH 920-0782 ADAPTER FLEX TO SUPPORT CPU, MCP DEBUGGING.


MCP79-specific pinout



← Direction of XDP module

Please avoid any obstructions
ON ODD-NUMBERED SIDE OF J1300


SYNC MASTER=K24 MLB		SYNC DATE=02/25/2009	
eXtended Debug Port (MiniXDP)			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	13 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	13 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC DATE=04/06/2009	
MCP CPU Interface			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
14.5.0		14 OF 109	14 OF 77




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP Memory Interface			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-7982	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14.5.0	
II NOT TO REPRODUCE OR COPY IT		BRANCH	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	15 OF 109
IV ALL RIGHTS RESERVED		SHEET	15 OF 77



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP Memory Misc			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	16 OF 109
		SHEET	16 OF 77

Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).




PCI EXPRESS

If PE0 interface is not used, ground DVDD0_PEX and AVDD0_PEX.
 If PE1 interface is not used, ground DVDD1_PEX and AVDD1_PEX.

Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP PCIe Interfaces			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		14.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		17 OF 109	
		SHEET	
		17 OF 77	



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 Okay to float XTALIN_TV and XTALOUT_TV.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<0>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<2>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_SPD_DET.
 NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFF interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFX at 1.8V
 Dual-channel TMDS: Power +VDD_IPFX at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
 Alias to DVI_HPD for systems using IFF for DVI.
 Alias to GMUX_INT for systems with GMUX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP Ethernet & Graphics

Apple Inc.


051-7982

14.5.0


18 OF 109

18 OF 77

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP PCI & LPC			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-7982	D
		REVISION	14.5.0
		BRANCH	
		PAGE	19 OF 109
		SHEET	19 OF 77



Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE MCP SATA & USB			
DRAWING NUMBER 051-7982		SIZE D	
REVISION 14.5.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 20 OF 109		SHEET 20 OF 77	



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FW, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
For EMI Reduction on HDA interface



SYNC MASTER=K24 MLB SYNC DATE=03/24/2009

MCP HDA & MISC


Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D


REVISION: 14.5.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 21 OF 109
 SHEET: 21 OF 77




Current numbers from email Poonacha.Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP Power & Ground			
 Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	22 OF 109
		SHEET	22 OF 77



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document numbers).

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE MCP Standard Decoupling			
Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 14.5.0	BRANCH
		PAGE 25 OF 109	SHEET 23 OF 77




SYNC FROM T18
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
 NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
 CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC
 REMOVE HDCP ROMS

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
MCP Graphics Support			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	24 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

Platform Reset Connections


LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)




Reset Button




RTC Crystal



MCP 25MHz Crystal



MCP S0 PWRGD & CPU_VLD



MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.
 MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP PSB I/O interface initialization.
 SMC 9ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).
 NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

SYNC FROM T18
 CHANGE RESET BUTTON TO RESET PADS
 REMOVE UNUSED PCIE RESET SIGNALS
 REMOVE R2824 AND NET PCI_CLK33M_SLOT_A
 CHANGE RTC COIN CELL TO LDO & SUPERCAP
 ALIAS MEM_VTT_EN TO =DDRVTT_EN
 CHANGE Y2810 AND U2850 TO SMALLER PARTS

SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
PAGE TITLE			
SB Misc			
		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 109
		SHEET	25 OF 77

Page Notes


Power aliases required by this page:
 - =FP3V3_S3_VREFMRGN
 - =FP3V3_S3_VREFMRGN
 - =FPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDAC5_SCL
 - =I2C_VREFDAC5_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x55
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

FSB/DDR3 Vref Margining

Apple Inc.

DRAWING NUMBER: 051-7982
 REVISION: 14.5.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: _____
 PAGE: 29 OF 109
 SHEET: 26 OF 77


Page Notes

Power aliases required by this page:
 - PPIV5_S3_MEM_A
 - PPIV5_S3_MEM_A
 - PPOV75_S3_MEM_VTT_A
 - PPSPD_S3_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_SODIMM_SCL
 - I2C_SODIMM_SDA

SDR options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot


516-0201
 SPD ADDR=0xA0 (WR) / 0xA1 (RD)

SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	31 OF 109
		SHEET	27 OF 77


Page Notes

Power aliases required by this page:
 - *PP1V5_S0_MEM_B
 - *PP1V5_S3_MEM_B
 - *PP0V75_S0_MEM_VTT_B
 - *PP0V75_S3_MEM_VREFDQ_B
 - *PP0V75_S0_MEM (2.5 - 3.3V)
 Signal aliases required by this page:
 - *I2C_S0D1MHB_SCL
 - *I2C_S0D1MHB_SDA
 DIM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)





DDR3 GROUND RETURN CAPS (MCP SIDE)




"Expansion" (bottom) slot

SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 77	
IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC DATE=04/06/2009	
DDR3 Support			
 Apple Inc.	DRAWING NUMBER	051-7982	SIZE
	REVISION	14.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		33 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 77	
IV ALL RIGHTS RESERVED			



3V S3 WLAN FET


MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS (ON)	20-30 MOHM @2.5V
LOADING	0.727 A (EDP)

AIRPORT

BLUETOOTH

RC VALUE IS CHOSEN TO MEET THE 100 MS DELAY REQUIREMENT BETWEEN 3.3 WLAN POWER GETTING STABLE AND AIRPORT CARD COMING OUT OF RESET

SYNC MASTER=K24 MLB		SYNC DATE=01/27/2009	
X16 WIRELESS CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PP3V3_ENET_PHY
(43mA typ - 1000base-T)
(19mA typ - Energy Detect)
WF: Marvell numbers, update for Realtek

Alias to =PP3V3_ENET_PHY for internal switcher.
Alias to GND for external 1.05V supply.

PLACE R3796 CLOSE TO U1400, PIN D24

ENET_RESET_L IS NOT ASSERTED WHEN WOL IS ACTIVE.
HENCE, RC (C3725 AND R3725) ARE NOT STUFFED.


PP3V3_ENET_PHY_VDDREG
If internal switcher is used, must place 1x 22uF &
1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

RTL8211_REGOUT
If internal switcher is used, must place inductor within 5mm
of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
If internal switcher is not used, VDDREG and REGOUT can float.


Configuration Settings:
PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
Ethernet PHY (RTL8211CL)			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 109
		SHEET	31 OF 77


3.3V ENET FET




WLAN Enable Generation



1.05V ENET FET



RTL8211 25MHz Clock



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
Ethernet & AirPort Support			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		14.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		38 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		32 OF 77	
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
ETHERNET CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	39 OF 109
		SHEET	33 OF 77


8 7 6 5 4 3 2 1

ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



SATA ODD



SATA HDD



PAGE TITLE		SYNC DATE=01/19/2009	
SATA Connectors			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 109
		SHEET	34 OF 77

D

D

C

C

B

B


A

A



POR IS PLASTIC USB CONNECTOR PARTS BUT METAL PART'S SCHEMATIC AND CAD SYMBOLS HAVE BEEN USED AS ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES

Port Power Switch


USB PORT A (FRONT PORT)



We can remove C4690 later if the output cap of the 5V_S5 regulator is close enough.



USB/SMC Debug Mux



USB PORT B (BACK PORT)

SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 109
		SHEET	35 OF 77






NOTE: Unused pins have "SMC_XXX" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C

B


A





NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=K24 MLB		SYNC DATE=04/02/2009	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		051-7982	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		14.5.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	49 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	36 OF 77
IV ALL RIGHTS RESERVED			


LPC+SPI Connector



Alternate SPI ROM Support




SYNC MASTER=K24_MLB		SYNC DATE=02/15/2009	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		51 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 77	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
K84 SMBUS CONNECTIONS			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		52 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		39 OF 77	
IV ALL RIGHTS RESERVED			


CPU Voltage Sense / Filter




MCP Voltage Sense / Filter



PBUS VOLTAGE SENSE ENABLE & FILTER




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
VOLTAGE SENSING			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		14.5.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	53 OF 109
		SHEET	40 OF 77




PAGE TITLE		DRAWING NUMBER		SIZE
Current Sensing		051-7982		D
Apple Inc.		REVISION		14.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		54 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		41 OF 77
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				


CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor




SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
PAGE TITLE Thermal Sensors			
DRAWING NUMBER 051-7982		SIZE D	
REVISION 14.5.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 55 OF 109		SHEET 42 OF 77	




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE Fan			
 Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 109
		SHEET	43 OF 77

P5OC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TPM102	V+	100A	2.55 KOHM	0.255 V	0.255E-6 W
3V3 LDO	VDD	800A	10 OHM	0.204 V	16.32E-6 W
	VOU7	600A MAX	0.2 OHM	0.012 V	0.72E-3 W
P5OC	VDD	80A (TYP)	1.5 OHM	0.012 V	94E-6 W
		140A (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	V18	40A (MAX)	4.7 OHM	0.018 V	75.2E-6 W


KEYBOARD CONNECTOR




ISOLATION CIRCUIT



TPAD BUTTONS DISABLE



SMC_MANUAL_RESET LOGIC



Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
31180406	31180447		ALL	REF PART AS ALTERNATE

SYNC MASTER=K24 MLB SYNC DATE=03/04/2009

WELLSPRING 1

Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D


REVISION: 14.5.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 57 OF 109 SHEETS: 44 OF 77

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD FLEX CONNECTOR



3V3 LDO FOR IPD




PAGE TITLE		WELLSPRING 2	
DRAWING NUMBER		051-7982	SIZE D
REVISION		14.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		58 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		45 OF 77	
IV ALL RIGHTS RESERVED			



R5921 PULLS UP SEL PINS TO ENTER STANDBY MODE WHEN PIN IS NOT BEING DRIVEN BY SMC

Analog SMS


Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

CAP VALUES ARE CHOSEN TO GET CUT-OFF FREQUENCY OF ~146HZ

PAGE TITLE		
SMS		
Apple Inc.	DRAWING NUMBER	051-7982
	REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	59 OF 109
	SHEET	46 OF 77



SYNC MASTER=K19 IMLB		SYNC DATE=02/25/2009	
DEBUG SENSORS AND ADC			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-7982	D
		REVISION	14.5.0
PAGE		60 OF 109	
SHEET		47 OF 77	

D

D

C


C

B

B

A

A



MCP79 SPI Frequency Select


Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1


25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected
 with R6190, R6191, R5190 and R5191

SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
SPI ROM			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		14.5.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	48 OF 77



LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)
 FC_HP = 3.6 HZ
 FC_LP = 43KHZ
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS




PAGE TITLE AUDIO: LINE INPUT FILTER		
 Apple Inc.	DRAWING NUMBER 051-7982	SIZE D
	REVISION 14.5.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE 63 OF 109	SHEET 50 OF 77

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS
AV_PB = -1V/V, FC_LPF = 35.2KHZ



SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
PAGE TITLE AUDIO: HEADPHONE FILTER			
DRAWING NUMBER 051-7982		SIZE D	
REVISION 14.5.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 65 OF 109		SHEET 51 OF 77	


DYNAMIC (SUB) AND PIEZO (SATELLITE) SPKR AMPLIFIERS

SATELLITE HPF FC = 775 HZ
 SUB 80 HZ < HPF FC < 132 HZ
 SUB GAIN 6DB (2V/V)
 SAT GAIN 5.6DB (1.91V/V)

ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

52 = PP5V_S3_AUDIO_AMP


APN: 353S2630



ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

52 = PP5V_S3_AUDIO_AMP


APN: 353S2621



ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM






52 = PP5V_S3_AUDIO_AMP

APN: 353S2630



SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	051-7982
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	14.5.0
		PAGE	66 OF 109
		SHEET	52 OF 77

AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX



SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
PAGE TITLE			
AUDIO: JACK			
Apple Inc.	DRAWING NUMBER	051-7982	SIZE D
	REVISION	14.5.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	67 OF 109	
	SHEET	53 OF 77	


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	GPIO_0_AND_GPIO_1	0X09 (A)
LINE IN	0X05 (5)	0X05 (5)	0X0C (12)	GPIO_0_AND_GPIO_1	0X09 (A) AND UI ELEMENT
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF/ENABLE	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	0X06 (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MCP79 GPIO_38	MCP79 GPIO_17 (PERIPH DETECT) MCP79 GPIO_4 (LOAD DETECT)


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)



EXTRACTION NOTIFICATION CKT




MIKEY MIC LOAD DET CKT




OUTPUT HIGH WHEN MIC BIAS LOADED
OUTPUT LOW WHEN MIC BIAS UNLOADED

**PORT B LEFT (HEADSET MIC)
HP=80HZ, LP=8.82KHZ**







PORT B RIGHT (BUILT-IN MIC)




SYNC MASTER=AUDIO		SYNC DATE=06/09/2009	
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	68 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

MagSafe DC Power Jack




SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 77
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz
MAX CURRENT = 7A
(?? limited)

AMON PULLDOWN LOGIC



BATTERY CHARGE LIMITING FETS




SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
PAGE TITLE PBUS Supply/Battery Charger			
Apple Inc.		DRAWING NUMBER 051-7982	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 14.5.0	BRANCH
		PAGE 70 OF 109	SHEET
		56 OF 77	

5V S3/3.3V S5 POWER SUPPLY

$$V_{OUT} = (2 * RA / RB) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$



SEPERATED MASTER PGOOD FOR BOTH 5V AND 3V3.


PAGE TITLE		
5V/3.3V SUPPLY		
DRAWING NUMBER		SIZE
051-7982		D
REVISION		
14.5.0		
BRANCH		
PAGE		
72 OF 109		
SHEET		
57 OF 77		

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

1.5V/0.75V (DDR3) POWER SUPPLY


$$V_{OUT} = 0.75V * (1 + R_A / R_B)$$



MAX CURRENT = 13A
PWM FREQ. = 400 KHZ

STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V

PAGE TITLE 1.5V/0.75V DDR3 SUPPLY		
Apple Inc.	DRAWING NUMBER	051-7982
	REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE	73 OF 109	
SHEET	58 OF 77	



DPRSLPVR	DPRSTP*	PSI*	OPERATION MODE
0	1	1	2-PHASE CCM
0	1	0	1-PHASE CCM
1	0	1	1-PHASE DCM
1	0	0	1-PHASE DCM

NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED


IMVP6 CPU VCore REGULATOR

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE1	1.5 MM	0.25 MM
IMVP6 BOOT1	0.25 MM	0.25 MM
IMVP6 UGATE1	1.5 MM	0.25 MM
IMVP6 LGATE1	1.5 MM	0.25 MM
IMVP6 ISEN1	0.25 MM	0.25 MM

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE2	0.25 MM	0.25 MM
IMVP6 BOOT2	0.25 MM	0.25 MM
IMVP6 UGATE2	0.25 MM	0.25 MM
IMVP6 LGATE2	0.25 MM	0.25 MM
IMVP6 ISEN2	0.25 MM	0.25 MM

Signal	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 OCSET	0.25 MM	0.20 MM
IMVP6 VSUM	0.25 MM	0.20 MM
GND IMVP6 SGND	0.50 MM	0.20 MM
IMVP6 VO	0.25 MM	0.20 MM
IMVP6 DROOP	0.25 MM	0.20 MM
IMVP6 DFB	0.25 MM	0.20 MM
IMVP6 SOFT	0.25 MM	0.20 MM
IMVP6 RBIAS	0.25 MM	0.20 MM
IMVP6 VDIFF	0.25 MM	0.20 MM
IMVP6 FB2	0.25 MM	0.20 MM
IMVP6 FB	0.25 MM	0.20 MM
IMVP6 COMP	0.25 MM	0.20 MM
IMVP6 VW	0.25 MM	0.25 MM
IMVP6 RTN	0.25 MM	0.25 MM
IMVP6 VSEN	0.25 MM	0.25 MM

PAGE TITLE		SYNC DATE=03/03/2009	
IMVP6 CPU VCore Regulator			
DRAWING NUMBER		SIZE	
051-7982		D	
REVISION		BRANCH	
14.5.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
74 OF 109		59 OF 77	



VID<2:0>	MCP TARGET
000	+1.05V
001	+1.00V
010	+0.95V
011	+0.90V
100	+0.85V
101	+0.80V
110	+0.75V
111	+0.70V

SYNC MASTER=K24 MLB SYNC DATE=02/15/2009

MCP CORE REGULATOR

Apple Inc.


DRAWING NUMBER: 051-7982 SIZE: D

REVISION: 14.5.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 75 OF 109 SHEET: 60 OF 77

CPUVTT POWER SUPPLY




SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
CPU VTT(1.05V) SUPPLY			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7982	D
		REVISION	
		14.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		76 OF 109	
		SHEET	
		61 OF 77	


1.8V S0 SWITCHER




1.05V S0 PLL LDO



MCP 1.05V S5 (AUXC) SUPPLY



SYNC MASTER=K24 MLB		SYNC DATE=03/24/2009	
MISC POWER SUPPLIES			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-7982	D
		REVISION	
		PAGE	77 OF 109
		SHEET	62 OF 77



Power Control Signals


State	PM_SLP_S5_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G30n)	0	0	0

POWER SEQUENCING

Apple Inc.

DRAWING NUMBER: 051-7982
 REVISION: 14.5.0
 PAGE: 78 OF 109
 SHEET: 63 OF 77

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOHM @4.5V
LOADING	0.182 A (EDP)

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.431 A (EDP)

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	13.5 MOHM @4.5V
LOADING	0.48 A (EDP)

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	13.5 MOHM @4.5V
LOADING	1.302 A (EDP)

MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOHM @4.5V VGS
LOADING	5A (EDP)

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.

SYNC MASTER=K24 MLB SYNC DATE=02/15/2009

POWER FETS


Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D


REVISION: 14.5.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 79 OF 109
 SHEET: 64 OF 77



SYNC MASTER=K24 MLB		SYNC DATE=02/15/2009	
LVDS CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 109
		SHEET	65 OF 77




18	==MCP_HDMI_TXC_P	DP_ML_P<3>	MAKE_BASE=TRUE	67	72
18	==MCP_HDMI_TXC_N	DP_ML_N<3>	MAKE_BASE=TRUE	67	72
18	==MCP_HDMI_TXD_P<0>	DP_ML_P<2>	MAKE_BASE=TRUE	67	72
18	==MCP_HDMI_TXD_N<0>	DP_ML_N<2>	MAKE_BASE=TRUE	67	72
18	==MCP_HDMI_TXD_P<1>	DP_ML_P<1>	MAKE_BASE=TRUE	67	72
18	==MCP_HDMI_TXD_N<1>	DP_ML_N<1>	MAKE_BASE=TRUE	67	72
18	==MCP_HDMI_TXD_P<2>	DP_ML_P<0>	MAKE_BASE=TRUE	67	72
18	==MCP_HDMI_TXD_N<2>	DP_ML_N<0>	MAKE_BASE=TRUE	67	72
18	==MCP_HDMI_HPD	DP_HPD	MAKE_BASE=TRUE	67	72
18	==MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	MAKE_BASE=TRUE	66	72
18	==MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	MAKE_BASE=TRUE	66	72


SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
DISPLAYPORT SUPPORT			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	93 OF 109
		SHEET	66 OF 77

POR IS PLASTIC MINI DP CONNECTOR BUT METAL PART'S SCHEMATIC AND CAD SUMBOLS HAVE BEEN USED BEACUSE ITS LAND PATTERN CAN ACCOMODATE BOTH TYPES

Port Power Switch




SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	94 OF 109
		SHEET	67 OF 77



13.3 Inch Panel (9 LEDs per string)
 Target: ISET = 23mA, OVP = 35V
 ACTUAL: ISET = 23mA, OVP = 35.2V

PLACEMENT_NOT=PLACE XW9700 FAR FROM THE NOISY PINS 3 AND 4

SYNC MASTER=VEMURI K191		SYNC DATE=02/09/2009	
PAGE TITLE LCD Backlight Driver (MC34845)			
DRAWING NUMBER 051-7982		SIZE D	
REVISION 14.5.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 97 OF 109		SHEET 68 OF 77	



SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE LCD Backlight Support			
DRAWING NUMBER 051-7982		SIZE D	
REVISION 14.5.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 98 OF 109		SHEET 69 OF 77	

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_558	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_568	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2X_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4X_DIELECTRIC	?
FSB_DSTB	*	=3X_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5X_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3X_DIELECTRIC	?
FSB_ADSTB	*	=2X_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4X_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3X_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADSTB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_568	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_2794S	*	=2794_OHM_SE	=2794_OHM_SE	=2794_OHM_SE	=2794_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCsense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_A0TL	*	=STANDARD	?	CPU_A0TL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_BRIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_CTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 50-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_568	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3X_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

NET_NAME	PHYSICAL	NET_TYPE	SPACING
FSB_D L<15..0>	FSB_DATA	FSB_DATA	10 14
FSB_DINV L<0>	FSB_DATA	FSB_DATA	10 14
FSB_DSTB L P<0>	FSB_DATA	FSB_DATA	10 14
FSB_DSTB L N<0>	FSB_DATA	FSB_DATA	10 14
FSB_D L<31..16>	FSB_DATA	FSB_DATA	10 14
FSB_DINV L<1>	FSB_DATA	FSB_DATA	10 14
FSB_DSTB L P<1>	FSB_DATA	FSB_DATA	10 14
FSB_DSTB L N<1>	FSB_DATA	FSB_DATA	10 14
FSB_D L<47..32>	FSB_DATA	FSB_DATA	10 14
FSB_DINV L<2>	FSB_DATA	FSB_DATA	10 14
FSB_DSTB L P<2>	FSB_DATA	FSB_DATA	10 14
FSB_DSTB L N<2>	FSB_DATA	FSB_DATA	10 14
FSB_D L<63..48>	FSB_DATA	FSB_DATA	10 14
FSB_DINV L<3>	FSB_DATA	FSB_DATA	10 14
FSB_DSTB L P<3>	FSB_DATA	FSB_DATA	10 14
FSB_DSTB L N<3>	FSB_DATA	FSB_DATA	10 14
FSB_A L<16..3>	FSB_ADDR	FSB_ADDR	10 14
FSB_REQ L<4..0>	FSB_ADDR	FSB_ADDR	10 14
FSB_ADSTB L<0>	FSB_ADDR	FSB_ADDR	10 14
FSB_A L<35..17>	FSB_ADDR	FSB_ADDR	10 14
FSB_ADSTB L<1>	FSB_ADDR	FSB_ADDR	10 14
FSB_ADS L	FSB_1X	FSB_1X	10 14
FSB_BREQ0 L	FSB_1X	FSB_1X	10 14
FSB_BREQ1 L	FSB_1X	FSB_1X	14
FSB_BNR L	FSB_1X	FSB_1X	10 14
FSB_BPRI L	FSB_1X	FSB_1X	10 14
FSB_DRDY L	FSB_1X	FSB_1X	10 14
FSB_DEFER L	FSB_1X	FSB_1X	10 14
FSB_DRDY L	FSB_1X	FSB_1X	10 14
FSB_HIT L	FSB_1X	FSB_1X	10 14
FSB_HITM L	FSB_1X	FSB_1X	10 14
FSB_LOCK L	FSB_1X	FSB_1X	10 14
FSB_CPURST L	FSB_1X	FSB_1X	10 13 14
FSB_RS L<2..0>	FSB_1X	FSB_1X	10 14
FSB_TRDY L	FSB_1X	FSB_1X	10 14
CPU_A20M L	CPU_ADDR	CPU_ADDR	10 14
CPU_BSEL<2..0>	CPU_ADDR	CPU_ADDR	9 10
CPU_FERR L	CPU_ADDR	CPU_ADDR	10 14
CPU_IOWM L	CPU_ADDR	CPU_ADDR	10 14
CPU_INIT L	CPU_ADDR	CPU_ADDR	10 14
CPU_INTR	CPU_ADDR	CPU_ADDR	10 14
CPU_NMI	CPU_ADDR	CPU_ADDR	10 14
CPU_PROCHOT L	CPU_ADDR	CPU_ADDR	10 14 37
CPU_PMRGD	CPU_ADDR	CPU_ADDR	10 13 14
CPU_SMI L	CPU_ADDR	CPU_ADDR	10 14
CPU_STECLK L	CPU_ADDR	CPU_ADDR	10 14
PM_TRMSTRIP L	CPU_ADDR	CPU_ADDR	10 14 37
FSB_CPUSLP L	CPU_ADDR	CPU_ADDR	10 14
CPU_DPSEL L	CPU_ADDR	CPU_ADDR	10 14
CPU_DPRSTP L	CPU_ADDR	CPU_ADDR	10 14 59
FSB_DPNR L	CPU_ADDR	CPU_ADDR	10 14
MCP_BCLK_VML_COMP_VDD	MCP_FSB_COMP	MCP_FSB_COMP	14
MCP_BCLK_VML_COMP_GND	MCP_FSB_COMP	MCP_FSB_COMP	14
MCP_CPU_COMP_VCC	MCP_FSB_COMP	MCP_FSB_COMP	14
MCP_CPU_COMP_GND	MCP_FSB_COMP	MCP_FSB_COMP	14
FSB_CLK_CPU_P	CLK_FSB	CLK_FSB	10 14
FSB_CLK_CPU_N	CLK_FSB	CLK_FSB	10 14
FSB_CLK_ITP_P	CLK_FSB	CLK_FSB	13 14
FSB_CLK_ITP_N	CLK_FSB	CLK_FSB	13 14
FSB_CLK_MCP_P	CLK_FSB	CLK_FSB	14
FSB_CLK_MCP_N	CLK_FSB	CLK_FSB	14
CPU_FERR L	CPU_ADDR	CPU_ADDR	10
PM_DPSELVPR	CPU_ADDR	CPU_ADDR	21 59
IMVP_DEBSLPVPR	CPU_ADDR	CPU_ADDR	59
CPU_CTLREF	CPU_ADDR	CPU_ADDR	10 26
CPU_COMP<3>	CPU_ADDR	CPU_ADDR	10
CPU_COMP<2>	CPU_ADDR	CPU_ADDR	10
CPU_COMP<1>	CPU_ADDR	CPU_ADDR	10
CPU_COMP<0>	CPU_ADDR	CPU_ADDR	10
XDP_TDI	CPU_ADDR	CPU_ADDR	10 13
XDP_TDO	CPU_ADDR	CPU_ADDR	10 13
XDP_TMS	CPU_ADDR	CPU_ADDR	10 13
XDP_TCK	CPU_ADDR	CPU_ADDR	10 13
XDP_TRST L	CPU_ADDR	CPU_ADDR	10 13
XDP_BPM L<4..0>	CPU_ADDR	CPU_ADDR	10 13
XDP_BPM L<5>	CPU_ADDR	CPU_ADDR	10 13
XDP_CPURST L	CPU_ADDR	CPU_ADDR	13
CPU_VID<6..0>	CPU_ADDR	CPU_ADDR	11 59
IMVP6_VID<6..0>	CPU_ADDR	CPU_ADDR	11 59
CPU_VCCSENSE_P	CPU_ADDR	CPU_ADDR	11 59
CPU_VCCSENSE_N	CPU_ADDR	CPU_ADDR	11 59
IMVP6_VSEN_P	CPU_ADDR	CPU_ADDR	11 59
IMVP6_VSEN_N	CPU_ADDR	CPU_ADDR	11 59

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

CPU/FSB Constraints

Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D

REVISION: 14.5.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 109 SHEET: 70 OF 77

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_ZOTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_ZOTHER	*	*	MEM_ZOTHER
MEM_CTRL	*	*	MEM_ZOTHER
MEM_CMD	*	*	MEM_ZOTHER
MEM_DATA	*	*	MEM_ZOTHER
MEM_DQS	*	*	MEM_ZOTHER

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINTSET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK_P<5,,0>	MEM_70D_VDD	MEM_CLK	MEM_A_CLK_P<5,,0>
MEM_A_CLK_N<5,,0>	MEM_70D_VDD	MEM_CLK	MEM_A_CLK_N<5,,0>
MEM_A_CKE<3,,0>	MEM_40S_VDD	MEM_CTRL	MEM_A_CKE<3,,0>
MEM_A_CS_1<3,,0>	MEM_40S_VDD	MEM_CTRL	MEM_A_CS_1<3,,0>
MEM_A_ODT<3,,0>	MEM_40S_VDD	MEM_CTRL	MEM_A_ODT<3,,0>
MEM_A_A<14,,0>	MEM_40S_VDD	MEM_CMD	MEM_A_A<14,,0>
MEM_A_BA<2,,0>	MEM_40S_VDD	MEM_CMD	MEM_A_BA<2,,0>
MEM_A_RAS_L	MEM_40S_VDD	MEM_CMD	MEM_A_RAS_L
MEM_A_CAS_L	MEM_40S_VDD	MEM_CMD	MEM_A_CAS_L
MEM_A_WE_L	MEM_40S_VDD	MEM_CMD	MEM_A_WE_L
MEM_A_DQ<7,,0>	MEM_40S	MEM_DATA	MEM_A_DQ<7,,0>
MEM_A_DQ<15,,8>	MEM_40S	MEM_DATA	MEM_A_DQ<15,,8>
MEM_A_DQ<23,,16>	MEM_40S	MEM_DATA	MEM_A_DQ<23,,16>
MEM_A_DQ<31,,24>	MEM_40S	MEM_DATA	MEM_A_DQ<31,,24>
MEM_A_DQ<39,,32>	MEM_40S	MEM_DATA	MEM_A_DQ<39,,32>
MEM_A_DQ<47,,40>	MEM_40S	MEM_DATA	MEM_A_DQ<47,,40>
MEM_A_DQ<55,,48>	MEM_40S	MEM_DATA	MEM_A_DQ<55,,48>
MEM_A_DQ<63,,56>	MEM_40S	MEM_DATA	MEM_A_DQ<63,,56>
MEM_A_DM<0>	MEM_40S	MEM_DATA	MEM_A_DM<0>
MEM_A_DM<1>	MEM_40S	MEM_DATA	MEM_A_DM<1>
MEM_A_DM<2>	MEM_40S	MEM_DATA	MEM_A_DM<2>
MEM_A_DM<3>	MEM_40S	MEM_DATA	MEM_A_DM<3>
MEM_A_DM<4>	MEM_40S	MEM_DATA	MEM_A_DM<4>
MEM_A_DM<5>	MEM_40S	MEM_DATA	MEM_A_DM<5>
MEM_A_DM<6>	MEM_40S	MEM_DATA	MEM_A_DM<6>
MEM_A_DM<7>	MEM_40S	MEM_DATA	MEM_A_DM<7>
MEM_A_DQS_P<0>	MEM_70D	MEM_DQS	MEM_A_DQS_P<0>
MEM_A_DQS_N<0>	MEM_70D	MEM_DQS	MEM_A_DQS_N<0>
MEM_A_DQS_P<1>	MEM_70D	MEM_DQS	MEM_A_DQS_P<1>
MEM_A_DQS_N<1>	MEM_70D	MEM_DQS	MEM_A_DQS_N<1>
MEM_A_DQS_P<2>	MEM_70D	MEM_DQS	MEM_A_DQS_P<2>
MEM_A_DQS_N<2>	MEM_70D	MEM_DQS	MEM_A_DQS_N<2>
MEM_A_DQS_P<3>	MEM_70D	MEM_DQS	MEM_A_DQS_P<3>
MEM_A_DQS_N<3>	MEM_70D	MEM_DQS	MEM_A_DQS_N<3>
MEM_A_DQS_P<4>	MEM_70D	MEM_DQS	MEM_A_DQS_P<4>
MEM_A_DQS_N<4>	MEM_70D	MEM_DQS	MEM_A_DQS_N<4>
MEM_A_DQS_P<5>	MEM_70D	MEM_DQS	MEM_A_DQS_P<5>
MEM_A_DQS_N<5>	MEM_70D	MEM_DQS	MEM_A_DQS_N<5>
MEM_A_DQS_P<6>	MEM_70D	MEM_DQS	MEM_A_DQS_P<6>
MEM_A_DQS_N<6>	MEM_70D	MEM_DQS	MEM_A_DQS_N<6>
MEM_A_DQS_P<7>	MEM_70D	MEM_DQS	MEM_A_DQS_P<7>
MEM_A_DQS_N<7>	MEM_70D	MEM_DQS	MEM_A_DQS_N<7>
MEM_B_CLK_P<5,,0>	MEM_70D_VDD	MEM_CLK	MEM_B_CLK_P<5,,0>
MEM_B_CLK_N<5,,0>	MEM_70D_VDD	MEM_CLK	MEM_B_CLK_N<5,,0>
MEM_B_CKE<3,,0>	MEM_40S_VDD	MEM_CTRL	MEM_B_CKE<3,,0>
MEM_B_CS_1<3,,0>	MEM_40S_VDD	MEM_CTRL	MEM_B_CS_1<3,,0>
MEM_B_ODT<3,,0>	MEM_40S_VDD	MEM_CTRL	MEM_B_ODT<3,,0>
MEM_B_A<14,,0>	MEM_40S_VDD	MEM_CMD	MEM_B_A<14,,0>
MEM_B_BA<2,,0>	MEM_40S_VDD	MEM_CMD	MEM_B_BA<2,,0>
MEM_B_RAS_L	MEM_40S_VDD	MEM_CMD	MEM_B_RAS_L
MEM_B_CAS_L	MEM_40S_VDD	MEM_CMD	MEM_B_CAS_L
MEM_B_WE_L	MEM_40S_VDD	MEM_CMD	MEM_B_WE_L
MEM_B_DQ<7,,0>	MEM_40S	MEM_DATA	MEM_B_DQ<7,,0>
MEM_B_DQ<15,,8>	MEM_40S	MEM_DATA	MEM_B_DQ<15,,8>
MEM_B_DQ<23,,16>	MEM_40S	MEM_DATA	MEM_B_DQ<23,,16>
MEM_B_DQ<31,,24>	MEM_40S	MEM_DATA	MEM_B_DQ<31,,24>
MEM_B_DQ<39,,32>	MEM_40S	MEM_DATA	MEM_B_DQ<39,,32>
MEM_B_DQ<47,,40>	MEM_40S	MEM_DATA	MEM_B_DQ<47,,40>
MEM_B_DQ<55,,48>	MEM_40S	MEM_DATA	MEM_B_DQ<55,,48>
MEM_B_DQ<63,,56>	MEM_40S	MEM_DATA	MEM_B_DQ<63,,56>
MEM_B_DM<0>	MEM_40S	MEM_DATA	MEM_B_DM<0>
MEM_B_DM<1>	MEM_40S	MEM_DATA	MEM_B_DM<1>
MEM_B_DM<2>	MEM_40S	MEM_DATA	MEM_B_DM<2>
MEM_B_DM<3>	MEM_40S	MEM_DATA	MEM_B_DM<3>
MEM_B_DM<4>	MEM_40S	MEM_DATA	MEM_B_DM<4>
MEM_B_DM<5>	MEM_40S	MEM_DATA	MEM_B_DM<5>
MEM_B_DM<6>	MEM_40S	MEM_DATA	MEM_B_DM<6>
MEM_B_DM<7>	MEM_40S	MEM_DATA	MEM_B_DM<7>
MEM_B_DQS_P<0>	MEM_70D	MEM_DQS	MEM_B_DQS_P<0>
MEM_B_DQS_N<0>	MEM_70D	MEM_DQS	MEM_B_DQS_N<0>
MEM_B_DQS_P<1>	MEM_70D	MEM_DQS	MEM_B_DQS_P<1>
MEM_B_DQS_N<1>	MEM_70D	MEM_DQS	MEM_B_DQS_N<1>
MEM_B_DQS_P<2>	MEM_70D	MEM_DQS	MEM_B_DQS_P<2>
MEM_B_DQS_N<2>	MEM_70D	MEM_DQS	MEM_B_DQS_N<2>
MEM_B_DQS_P<3>	MEM_70D	MEM_DQS	MEM_B_DQS_P<3>
MEM_B_DQS_N<3>	MEM_70D	MEM_DQS	MEM_B_DQS_N<3>
MEM_B_DQS_P<4>	MEM_70D	MEM_DQS	MEM_B_DQS_P<4>
MEM_B_DQS_N<4>	MEM_70D	MEM_DQS	MEM_B_DQS_N<4>
MEM_B_DQS_P<5>	MEM_70D	MEM_DQS	MEM_B_DQS_P<5>
MEM_B_DQS_N<5>	MEM_70D	MEM_DQS	MEM_B_DQS_N<5>
MEM_B_DQS_P<6>	MEM_70D	MEM_DQS	MEM_B_DQS_P<6>
MEM_B_DQS_N<6>	MEM_70D	MEM_DQS	MEM_B_DQS_N<6>
MEM_B_DQS_P<7>	MEM_70D	MEM_DQS	MEM_B_DQS_P<7>
MEM_B_DQS_N<7>	MEM_70D	MEM_DQS	MEM_B_DQS_N<7>
MCP_MEM_COMP_VDD	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_VDD
MCP_MEM_COMP_GND	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_GND

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

Memory Constraints

Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D

REVISION: 14.5.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 101 OF 109 SHEET: 71 OF 77

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E90	*	=+100_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCI_E1000	*	=+100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_E	*	=3X_DIELECTRIC	?
CLK_PCI_E	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_1000	*	=+100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_1000	*	=+100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_IV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_1000	*	=+100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_900_RDD	*	=+90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=3X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	SET_TYPE
PCI_E90	PCI_E90	PCI_E	PCI_E MINI R2D P
PCI_E90	PCI_E90	PCI_E	PCI_E MINI R2D N
PCI_E90	PCI_E90	PCI_E	PCI_E MINI R2D C P
PCI_E90	PCI_E90	PCI_E	PCI_E MINI R2D C N
PCI_E90	PCI_E90	PCI_E	PCI_E MINI D2R P
PCI_E90	PCI_E90	PCI_E	PCI_E MINI D2R N
PCI_E90	PCI_E90	PCI_E	PCI_E FW R2D P
PCI_E90	PCI_E90	PCI_E	PCI_E FW R2D N
PCI_E90	PCI_E90	PCI_E	PCI_E FW R2D C P
PCI_E90	PCI_E90	PCI_E	PCI_E FW R2D C N
PCI_E90	PCI_E90	PCI_E	PCI_E FW D2R P
PCI_E90	PCI_E90	PCI_E	PCI_E FW D2R N
PCI_E90	PCI_E90	PCI_E	PCI_E FW D2R C P
PCI_E90	PCI_E90	PCI_E	PCI_E FW D2R C N
MCP_PEX_CLK_COMP	CLK_PCI_E1000	CLK_PCI_E	PCI_E CLK1000 MINI P
MCP_PEX_CLK_COMP	CLK_PCI_E1000	CLK_PCI_E	PCI_E CLK1000 MINI N
MCP_PEX_CLK_COMP	CLK_PCI_E1000	CLK_PCI_E	PCI_E CLK1000 MINI CONN P
MCP_PEX_CLK_COMP	CLK_PCI_E1000	CLK_PCI_E	PCI_E CLK1000 MINI CONN N
MCP_PEX_CLK_COMP	CLK_PCI_E1000	CLK_PCI_E	PCI_E CLK1000 FC P
MCP_PEX_CLK_COMP	CLK_PCI_E1000	CONN_PCI_E	CONN PCI_E MINI R2D P
MCP_PEX_CLK_COMP	CLK_PCI_E1000	CONN_PCI_E	CONN PCI_E MINI R2D N
MCP_PEX_CLK_COMP	CLK_PCI_E1000	CONN_PCI_E	CONN PCI_E MINI D2R P
MCP_PEX_CLK_COMP	CLK_PCI_E1000	CONN_PCI_E	CONN PCI_E MINI D2R N
MCP_PEX_CLK_COMP	CLK_PCI_E1000	CONN_PCI_E	MCP PEX_CLK_COMP
TMDS_IG_TXC	TMDS_IG_TXC	DISP/TVPORT	TMDS IG TXC P
TMDS_IG_TXC	TMDS_IG_TXC	DISP/TVPORT	TMDS IG TXC N
TMDS_IG_TXD	TMDS_IG_TXD	DISP/TVPORT	TMDS IG TXD P<2..0>
TMDS_IG_TXD	TMDS_IG_TXD	DISP/TVPORT	TMDS IG TXD N<2..0>
DP_ML	DP_ML	DISP/TVPORT	DP ML P<3..0>
DP_ML	DP_ML	DISP/TVPORT	DP ML C P<3..0>
DP_ML	DP_ML	DISP/TVPORT	DP ML N<3..0>
DP_ML	DP_ML	DISP/TVPORT	DP ML C N<3..0>
DP_IG_AUX_CH	DP_IG_AUX_CH	DISP/TVPORT	DP IG AUX CH P
DP_IG_AUX_CH	DP_IG_AUX_CH	DISP/TVPORT	DP IG AUX CH N
DP_AUX_CH_SW	DP_AUX_CH_SW	DISP/TVPORT	DP AUX CH SW P
DP_AUX_CH_SW	DP_AUX_CH_SW	DISP/TVPORT	DP AUX CH SW N
DP_AUX_CH_C	DP_AUX_CH_C	DISP/TVPORT	DP AUX CH C P
DP_AUX_CH_C	DP_AUX_CH_C	DISP/TVPORT	DP AUX CH C N
MCP_IPPB_RSET	MCP_IPPB_RSET	MCP_IPPB	MCP IPPB RSET
MCP_IPPB_VPROBE	MCP_IPPB_VPROBE	MCP_IPPB	MCP IPPB VPROBE
LVDS_IG_A_CLK	LVDS_IG_A_CLK	LVDS	LVDS IG A CLK P
LVDS_IG_A_CLK	LVDS_IG_A_CLK	LVDS	LVDS IG A CLK F P
LVDS_IG_A_CLK	LVDS_IG_A_CLK	LVDS	LVDS IG A CLK N
LVDS_IG_A_CLK	LVDS_IG_A_CLK	LVDS	LVDS IG A CLK F N
LVDS_IG_A_DATA	LVDS_IG_A_DATA	LVDS	LVDS IG A DATA P<2..0>
LVDS_IG_A_DATA	LVDS_IG_A_DATA	LVDS	LVDS IG A DATA N<2..0>
DP_ML	DP_ML	DISP/TVPORT	DP ML CONN P<3..0>
DP_ML	DP_ML	DISP/TVPORT	DP ML CONN N<3..0>
MCP_IPPB_RSET	MCP_IPPB_RSET	MCP_IPPB	MCP IPPB RSET
MCP_IPPB_VPROBE	MCP_IPPB_VPROBE	MCP_IPPB	MCP IPPB VPROBE
SATA_HDD_R2D	SATA_HDD_R2D	SATA	SATA HDD R2D C P
SATA_HDD_R2D	SATA_HDD_R2D	SATA	SATA HDD R2D C N
SATA_HDD_R2D	SATA_HDD_R2D	SATA	SATA HDD R2D P
SATA_HDD_R2D	SATA_HDD_R2D	SATA	SATA HDD R2D N
SATA_HDD_R2D	SATA_HDD_R2D	SATA	SATA HDD R2D UF P
SATA_HDD_R2D	SATA_HDD_R2D	SATA	SATA HDD R2D UF N
SATA_HDD_D2R	SATA_HDD_D2R	SATA	SATA HDD D2R P
SATA_HDD_D2R	SATA_HDD_D2R	SATA	SATA HDD D2R N
SATA_HDD_D2R	SATA_HDD_D2R	SATA	SATA HDD D2R C P
SATA_HDD_D2R	SATA_HDD_D2R	SATA	SATA HDD D2R C N
SATA_HDD_D2R	SATA_HDD_D2R	SATA	SATA HDD D2R UF P
SATA_HDD_D2R	SATA_HDD_D2R	SATA	SATA HDD D2R UF N
SATA_ODD_R2D	SATA_ODD_R2D	SATA	SATA ODD R2D C P
SATA_ODD_R2D	SATA_ODD_R2D	SATA	SATA ODD R2D C N
SATA_ODD_R2D	SATA_ODD_R2D	SATA	SATA ODD R2D P
SATA_ODD_R2D	SATA_ODD_R2D	SATA	SATA ODD R2D N
SATA_ODD_R2D	SATA_ODD_R2D	SATA	SATA ODD R2D UF P
SATA_ODD_R2D	SATA_ODD_R2D	SATA	SATA ODD R2D UF N
SATA_ODD_D2R	SATA_ODD_D2R	SATA	SATA ODD D2R P
SATA_ODD_D2R	SATA_ODD_D2R	SATA	SATA ODD D2R N
SATA_ODD_D2R	SATA_ODD_D2R	SATA	SATA ODD D2R C P
SATA_ODD_D2R	SATA_ODD_D2R	SATA	SATA ODD D2R C N
SATA_ODD_D2R	SATA_ODD_D2R	SATA	SATA ODD D2R UF P
SATA_ODD_D2R	SATA_ODD_D2R	SATA	SATA ODD D2R UF N
MCP_SATA_TERM	MCP_SATA_TERM	SATA_TERM	MCP SATA_TERM

SYNC MASTER=K24 MLB		SYNC DATE=03/30/2009	
MCP Constraints 1			
Apple Inc.	DRAWING NUMBER	051-7982	SIZE D
	REVISION	14.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		102 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		72 OF 77	
IV ALL RIGHTS RESERVED			

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	7
CLK_PCI	*	8 MIL	7

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	7
CLK_LPC	*	8 MIL	7

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	7
USB	TOP_BOTTOM	=4x_DIELECTRIC	7

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	7

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HDA Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	7
MCP_HDA_CORP	*	8 MIL	7

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	7

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	7

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINTSET	PHYSICAL	SPACING	SET_TYPE
MCP_DEBUG<7..0>	PCI_558	PCI	13 19
PCI_AD<23..8>	PCI_558	PCI	
PCI_AD<24>	PCI_558	PCI	
PCI_AD<31..25>	PCI_558	PCI	
PCI_PAR	PCI_558	PCI	
PCI_C_BE<3..0>	PCI_558	PCI	
PCI_TRDY_L	PCI_558	PCI	
PCI_DEVSER_L	PCI_558	PCI	
PCI_PERR_L	PCI_558	PCI	
PCI_SERR_L	PCI_558	PCI	
PCI_STOP_L	PCI_558	PCI	
PCI_TRDY_L	PCI_558	PCI	
PCI_FRAME_L	PCI_558	PCI	
PCI_BREQ_L	PCI_558	PCI	
PCI_GNT0_L	PCI_558	PCI	19
PCI_BREQ1_L	PCI_558	PCI	19
PCI_GNT1_L	PCI_558	PCI	19
PCI_INTX_L	PCI_558	PCI	
PCI_INTX_L	PCI_558	PCI	
PCI_INTX_L	PCI_558	PCI	
PCI_INTX_L	PCI_558	PCI	
PCI_INTX_L	PCI_558	PCI	
PCI_INTX_L	PCI_558	PCI	
PCI_CLK33M_MCP_R	CLK_PCI_558	CLK_PCI	19
PCI_CLK33M_MCP	CLK_PCI_558	CLK_PCI	19
LPC_AD<3..0>	LPC_558	LPC	19 36 38
LPC_FRAME_L	LPC_558	LPC	19 36 38
LPC_RESET_L	LPC_558	LPC	19 25
LPC_CLK33M_SMC_R	CLK_LPC_558	CLK_LPC	19 25
LPC_CLK33M_SMC	CLK_LPC_558	CLK_LPC	25 36
LPC_CLK33M_LPCPLUS	CLK_LPC_558	CLK_LPC	25 38
USB_EXTA_P	USB_90D	USB	20 35
USB_EXTA_N	USB_90D	USB	20 35
USB_EXTA_MIXED_P	USB_90D	USB	35
USB_EXTA_MIXED_N	USB_90D	USB	35
CONN_USB_EXTA_P	USB_90D	USB	35
CONN_USB_EXTA_N	USB_90D	USB	35
USB_CAMERA_P	USB_90D	USB	20 65
USB_CAMERA_N	USB_90D	USB	20 65
USB_CAMERA_CONN_P	USB_90D	USB	7 65
USB_CAMERA_CONN_N	USB_90D	USB	7 65
USB_BT_P	USB_90D	USB	20 30
USB_BT_N	USB_90D	USB	20 30
CONN_USB2_BT_P	USB_90D	USB	7 30
CONN_USB2_BT_N	USB_90D	USB	7 30
USB_TPAD_P	USB_90D	USB	20 44
USB_TPAD_N	USB_90D	USB	20 44
USB_TPAD_R_P	USB_90D	USB	44
USB_TPAD_R_N	USB_90D	USB	44
USB_TR_P	USB_90D	USB	9 20
USB_TR_N	USB_90D	USB	9 20
USB_EXTR_P	USB_90D	USB	20 35
USB_EXTR_N	USB_90D	USB	20 35
CONN_USB_EXTR_P	USB_90D	USB	35
CONN_USB_EXTR_N	USB_90D	USB	35
USB_CARDREADER_P	USB_90D	USB	9 20
USB_CARDREADER_N	USB_90D	USB	9 20
MCP_USB_RBIAS_GND	MCP_USB_RBIAS		20
SMBUS_MCP_0_CLK	SMB_558	SMB	13 21 39
SMBUS_MCP_0_DATA	SMB_558	SMB	13 21 39
SMBUS_MCP_1_CLK	SMB_558	SMB	21 39
SMBUS_MCP_1_DATA	SMB_558	SMB	21 39
HDA_BIT_CLK	HDA_558	HDA	21 49
HDA_BIT_CLK_R	HDA_558	HDA	21
HDA_SYNC	HDA_558	HDA	21 49
HDA_SYNC_R	HDA_558	HDA	21
HDA_RST_R_L	HDA_558	HDA	21
HDA_RST_L	HDA_558	HDA	21 49
HDA_SDING	HDA_558	HDA	21 49
HDA_SDIN_CODEC	HDA_558	HDA	21 49
HDA_SDOUT	HDA_558	HDA	21 49
HDA_SDOUT_R	HDA_558	HDA	21
MCP_HDA_PULLDOWN_COMP	MCP_HDA_PULLDOWN_COMP		21
PM_CLK32K_SURCLK_R	CLK_SLOW_558	CLK_SLOW	21 25
PM_CLK32K_SURCLK	CLK_SLOW_558	CLK_SLOW	25 36
SPI_CLK_R	SPI_558	SPI	21 38 48
SPI_CLK	SPI_558	SPI	48
SPI_ALT_CLK	SPI_558	SPI	38
SPI_MOSI_R	SPI_558	SPI	21 38 48
SPI_MOSI	SPI_558	SPI	48
SPI_ALT_MOSI	SPI_558	SPI	38
SPI_MISO	SPI_558	SPI	21 38 48
SPI_MISO_R	SPI_558	SPI	48
SPI_ALT_MISO	SPI_558	SPI	38
SPI_CS0_R_L	SPI_558	SPI	21 38
SPI_CS0_L	SPI_558	SPI	21 38
SPI_CS1_R_L	SPI_558	SPI	
SPI_CS1_R_L_USE_MLB	SPI_558	SPI	

D

C

B

A

D

C

B

A

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

MCP Constraints 2

Apple Inc.

DRAWING NUMBER 051-7982 SIZE D

REVISION 14.5.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 103 OF 109

SHEET 73 OF 77

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SET_TYPE	SPACING
MCP_MII_COMP	MCP_MII_COMP	MCP_MII_COMP_VDD	18
MCP_MII_COMP	MCP_MII_COMP	MCP_MII_COMP_GND	18
MCP_CLK25M_BUF0	ENET_BUF0_CLK	MCP_CLK25M_BUF0_R	18 32
MCP_CLK25M_BUF0	ENET_BUF0_CLK	RTL9211_CLK25M_CEXTAL1	31 32
ENET_INTR_1	ENET_MII_558	ENET_INTR_L	18 31
ENET_MDIO	ENET_MII_558	ENET_MDIO	18 31
ENET_MDC	ENET_MII_558	ENET_MDC	18 31
ENET_PWDOWN_1	ENET_MII_558	ENET_PWDOWN_L	31
ENET_PWDOWN_2	ENET_MII_558	ENET_PWDOWN_R	31
ENET_RXD<0>	ENET_MII_558	ENET_RXD<0>	31
ENET_RXD<1>	ENET_MII_558	ENET_RXD<1>	31
ENET_RXD<2>	ENET_MII_558	ENET_RXD<2>	31
ENET_RXD<3>	ENET_MII_558	ENET_RXD<3>	31
ENET_TXD<0>	ENET_MII_558	ENET_TXD<0>	31
ENET_TXD<1>	ENET_MII_558	ENET_TXD<1>	31
ENET_TXD<2>	ENET_MII_558	ENET_TXD<2>	31
ENET_TXD<3>	ENET_MII_558	ENET_TXD<3>	31
ENET_RESET_L	ENET_MII_558	ENET_RESET_L	18 31
ENET_MDI_P<3..0>	ENET_MDI_100D	ENET_MDI_P<3..0>	33
ENET_MDI_N<3..0>	ENET_MDI_100D	ENET_MDI_N<3..0>	33
ENET_MDI_TRAN_P<3..0>	ENET_MDI_100D	ENET_MDI_TRAN_P<3..0>	33
ENET_MDI_TRAN_N<3..0>	ENET_MDI_100D	ENET_MDI_TRAN_N<3..0>	33

SYNC MASTER=K24 MLB SYNC DATE=04/06/2009

Ethernet Constraints

Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D

REVISION: 14.5.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: _____

PAGE: 104 OF 109

SHEET: 74 OF 77

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1701_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SMC_SMC_A_S3_SCL	0.25 MM	SCL	0.25 MM
SMC_SMC_A_S3_SDA	0.25 MM	SDA	0.25 MM
SMC_SMC_B_S0_SCL	0.25 MM	SCL	0.25 MM
SMC_SMC_B_S0_SDA	0.25 MM	SDA	0.25 MM
SMC_SMC_D_S0_SCL	0.25 MM	SCL	0.25 MM
SMC_SMC_D_S0_SDA	0.25 MM	SDA	0.25 MM
SMC_SMC_BSA_SCL	0.25 MM	SCL	0.25 MM
SMC_SMC_BSA_SDA	0.25 MM	SDA	0.25 MM
SMC_SMC_MGMT_SCL	0.25 MM	SCL	0.25 MM
SMC_SMC_MGMT_SDA	0.25 MM	SDA	0.25 MM

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
CHGR_CSI_P	1201_DIFFPAIR	CSI P	1201_DIFFPAIR
CHGR_CSI_N	1201_DIFFPAIR	CSI N	1201_DIFFPAIR
CHGR_CSO_P	1201_DIFFPAIR	CSO P	1201_DIFFPAIR
CHGR_CSO_N	1201_DIFFPAIR	CSO N	1201_DIFFPAIR

D

D

C

C

B

B

A

A

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
SMC Constraints			
		DRAWING NUMBER	051-7982
		REVISION	14.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 109
		SHEET	75 OF 77

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

K84 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DIFFPAIR		CBGR_CS0_R_P	56
DIFFPAIR		CBGR_CS0_R_N	56
DIFFPAIR		CPUTMHNS_D2_P	42
DIFFPAIR		CPUTMHNS_D2_N	42
DIFFPAIR		CPU_THERMD_P	10 42
DIFFPAIR		CPU_THERMD_N	10 42
DIFFPAIR		ISNS_CPDIPTT_P	41
DIFFPAIR		ISNS_CPDIPTT_N	41
DIFFPAIR		ISNS_HDD_P	34 47
DIFFPAIR		ISNS_HDD_N	34 47
DIFFPAIR		ISNS_HDD_R_P	47
DIFFPAIR		ISNS_HDD_R_N	47
DIFFPAIR		MCPTMHNS_D2_P	42
DIFFPAIR		MCPTMHNS_D2_N	42
DIFFPAIR		NCP_THERMLODE_P	21 42
DIFFPAIR		NCP_THERMLODE_N	21 42
DIFFPAIR		ISNS_ODD_P	34 47
DIFFPAIR		ISNS_ODD_N	34 47
DIFFPAIR		ISNS_ODD_R_P	47
DIFFPAIR		ISNS_ODD_R_N	47
DIFFPAIR		ISNS_AIRPORT_P	30 47
DIFFPAIR		ISNS_AIRPORT_N	30 47
DIFFPAIR		ISNS_AIRPORT_R_P	47
DIFFPAIR		ISNS_AIRPORT_R_N	47
DIFFPAIR		ISNS_IV5_S3_P	47 58
DIFFPAIR		ISNS_IV5_S3_N	47 58
DIFFPAIR		ISNS_IV5_S3_R_P	47
DIFFPAIR		ISNS_IV5_S3_R_N	47
DIFFPAIR		ISNS_ICDRMLT_P	47 68
DIFFPAIR		ISNS_ICDRMLT_N	47 68

D

D

C


C

B

B

A

A

SYNC MASTER=K24 MLB		SYNC DATE=01/19/2009	
PAGE TITLE K84 SPECIAL CONSTRAINTS			
 Apple Inc.	DRAWING NUMBER	051-7982	SIZE D
	REVISION	14.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		107 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		76 OF 77	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

K84 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, BOTTOM				NO_TYPE, BGA_PINN			MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
DEFAULT	*	Y	=50_OHM_SE	0.100MM	30 MM	0 MM	0 MM	
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM				
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM				
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM				
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
27F4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM				
27F4_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
70_OHM_DIFF	103, 104, 105, 106, 107, 108, 109, 110, 111	Y	0.151 MM	0.100 MM	=STANDARD	0.224 MM	0.224 MM	
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
90_OHM_DIFF	103, 104, 105, 106, 107, 108, 109, 110, 111	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM	
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
100_OHM_DIFF	103, 104, 105, 106, 107, 108, 109, 110, 111	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM	
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
100_OHM_DIFF_BDD	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
100_OHM_DIFF_BDD	103, 104, 105, 106, 107, 108, 109, 110, 111	Y	0.083 MM	0.083 MM		0.400 MM	0.400 MM	
100_OHM_DIFF_BDD	TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.400 MM	0.400 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
110_OHM_DIFF	103, 104, 105, 106, 107, 108, 109, 110, 111	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM	
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_PINN	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_PINN	BGA_PINN
MEM_CLK	*	BGA_PINN	BGA_P2MM
CLL_PSB	*	BGA_PINN	BGA_P2MM
CLL_LPC	*	BGA_PINN	BGA_P2MM
CLL_PC1	*	BGA_PINN	BGA_P2MM
CLL_PCIE	*	BGA_PINN	BGA_P2MM
CLL_SLOW	*	BGA_PINN	BGA_P2MM
FSB_DTB	FSB_DTB	BGA_PINN	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA_PINN	STANDARD
MEM_40S_VDD	BGA_PINN	STANDARD

SYNC MASTER=K24 MLB SYNC DATE=01/19/2009

K84 RULE DEFINITIONS

Apple Inc.

DRAWING NUMBER: 051-7982 SIZE: D

REVISION: 14.5.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 109 OF 109
 SHEET: 77 OF 77