

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2010-10-12

SCHEM, FLYING_DUTCHMAN, MLB, K91F

REV B RELEASE, 01/31/11

Page	Contents	Sync	Date	Page	Contents	Sync	Date	Page	Contents	Sync	Date
1	Table of Contents	MASTER	MASTER	46	LPC+SPI Debug Connector	K18_MLB	04/27/2010	91	Memory Constraints	K18_MLB	04/27/2010
2	System Block Diagram	K17_REF	06/30/2009	47	SMBus Connections	K18_MLB	04/27/2010	92	PCH Constraints 1	K92_MLB	08/09/2010
3	Power Block Diagram	K17_REF	06/30/2009	48	Voltage & Load Side Current Sensing	K91_DINESH	08/16/2010	93	PCH Constraints 2	K92_MLB	08/09/2010
4	Revision History	MASTER	MASTER	49	High Side and CPU/AXG Current Sensing	K91_DINESH	10/29/2010	94	Ethernet/FW Constraints	K91_ERIC	08/03/2010
5	BOM Configuration	K17_REF	05/28/2009	50	Thermal Sensors	K91_DINESH	09/22/2010	95	T29 Constraints	T29_REF	10/16/2010
6	Functional / ICT Test	K18_MLB	04/27/2010	51	Fan Connectors	K18_MLB	04/27/2010	96	SMC Constraints	K18_MLB	04/27/2010
7	Power Aliases	K18_MLB	04/27/2010	52	WELLSPRING 1	K91_ERIC	10/08/2010	97	GPU (Whistler) CONSTRAINTS	K92_MLB	08/09/2010
8	Signal Aliases	K18_MLB	04/27/2010	53	WELLSPRING 2	K91_ERIC	07/14/2010	98	Project Specific Constraints	K18_MLB	04/27/2010
9	CPU DMI/PEG/FDI/RSVD	K92_SUMA	06/21/2010	54	Digital Accelerometer	K91_DINESH	08/06/2010	99	PCB Rule Definitions	K18_MLB	04/27/2010
10	CPU CLOCK/MISC/JTAG	K92_MLB	08/03/2010	55	SPI ROM	K91_BEN	06/08/2010	100	DEBUG SENSORS AND ADC	K91_DINESH	08/06/2010
11	CPU DDR3 INTERFACES	K92_SUMA	06/15/2010	56	AUDIO: CODEC/REGULATOR	K91_AUDIO	09/30/2010	101	Power Supplies BIST	K91_DINESH	08/18/2010
12	CPU POWER	K92_MLB	08/03/2010	57	AUDIO: LINE INPUT FILTER	K91_AUDIO	07/12/2010				
13	CPU POWER AND GND	K92_SUMA	06/15/2010	58	AUDIO: HEADPHONE FILTER	K91_AUDIO	07/12/2010				
14	CPU DECOUPLING-I	K92_MLB	08/19/2010	59	AUDIO: SPEAKER AMP	K91_AUDIO	07/12/2010				
15	CPU DECOUPLING-II	K92_MLB	08/19/2010	60	AUDIO: JACKS	K91_AUDIO	09/30/2010				
16	PCH SATA/PCIE/CLK/LPC/SPI	K91_MLB	10/19/2010	61	AUDIO: JACK TRANSLATORS	K91_AUDIO	09/21/2010				
17	PCH DMI/FDI/GRAPHICS	K92_MLB	07/06/2010	62	DC-In & Battery Connectors	K91_ERIC	10/08/2010				
18	PCH PCI/FLASHCACHE/USB	K92_MLB	07/06/2010	63	PBus Supply & Battery Charger	K91_CHANG	07/20/2010				
19	PCH MISC	K91_MLB	10/20/2010	64	System Agent Supply	K91_ERIC	10/08/2010				
20	PCH POWER	K92_MLB	07/06/2010	65	5V / 3.3V Power Supply	K91_ERIC	10/08/2010				
21	PCH GROUNDS	K92_MLB	04/30/2010	66	1.5V DDR3 Supply	K91_ERIC	10/08/2010				
22	PCH DECOUPLING	K92_MLB	07/06/2010	67	CPU IMVP7 & AXG VCore Regulator	K91_ERIC	10/08/2010				
23	CPU & PCH XDP	K91_MLB	10/17/2010	68	CPU IMVP7 & AXG VCore Output	K91_ERIC	09/22/2010				
24	USB HUBS	K91_ERIC	10/08/2010	69	CPU VCCIO (1.05V) Power Supply	K91_ERIC	10/08/2010				
25	Chipset Support	K92_MLB	07/06/2010	70	Misc Power Supplies	K91_ERIC	11/01/2010				
26	DDR3 SO-DIMM Connector A	K92_SUMA	06/23/2010	71	Power FETs	K91_MARY	10/14/2010				
27	DDR3 Byte/Bit Swaps	K92_SUMA	05/10/2010	72	Power Control 1/ENABLE	K91_MARY	07/22/2010				
28	DDR3 SO-DIMM Connector B	K92_SUMA	06/23/2010	73	Whistler PCI-E	K92_SUMA	06/15/2010				
29	CPU Memory S3 Support	K18_MLB	04/27/2010	74	Whistler CORE/FB POWER	K92_SUMA	06/15/2010				
30	FSB/DDR3/FRAMEBUF Vref Margining	K18_MLB	04/27/2010	75	Whistler FRAME BUFFER I/F	K92_MLB	08/03/2010				
31	X19/ALS/CAMERA CONNECTOR	K91_MARY	10/08/2010	76	GDDR5 Frame Buffer A	K92_MLB	08/19/2010				
32	SD READER CONNECTOR	K91_ERIC	10/08/2010	77	GDDR5 Frame Buffer B	K92_MLB	08/19/2010				
33	T29 Host (1 of 2)	T29_REF	10/12/2010	78	Whistler LVDS/DP/GPIO	K92_MLB	12/01/2010				
34	T29 Host (2 of 2)	T29_REF	10/12/2010	79	Whistler GPIOs & STRAPS	K92_MLB	11/23/2010				
35	T29 Power Support	T29_REF	10/12/2010	80	Whistler DP PWR/GNDs	K92_SUMA	06/15/2010				
36	ETHERNET PHY (CAESAR IV)	K91_ERIC	10/11/2010	81	GPU (Whistler) CORE SUPPLY	K91_ERIC	12/21/2010				
37	Ethernet Connector	K91_TRINHNI	05/26/2010	82	LVDS Display Connector	K18_MLB	04/27/2010				
38	FireWire LLC/PHY (FW643)	K18_MLB	04/27/2010	83	Muxed Graphics Support	K92_MLB	11/21/2010				
39	FireWire Port & PHY Power	T27_REF	06/10/2010	84	DisplayPort/T29 A MUXing	T29_REF	10/16/2010				
40	FireWire Connector	T27_REF	06/10/2010	85	DisplayPort/T29 A Connector	T29_REF	10/16/2010				
41	SATA/IR/SIL Connectors	K91_ERIC	11/08/2010	86	1V0 GPU / 1V5 FB Power Supply	K91_ERIC	10/08/2010				
42	External USB Connectors	K91_ERIC	10/08/2010	87	Graphics MUX (GMUX)	K91_MARY	08/03/2010				
43	Front Flex Support	K18_MLB	04/27/2010	88	LCD Backlight Driver	K90I_KIRAN	06/25/2010				
44	SMC	K91_BEN	07/12/2010	89	Power Sequencing EG/PCH S0	K91_MARY	08/03/2010				
45	SMC Support	K91_BEN	07/12/2010	90	CPU Constraints	K92_MLB	08/09/2010				


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8620	1	SCHEM, MLB, K91	SCH	CRITICAL	
820-2915	1	PCBF, MLB, K91	PCB	CRITICAL	


DRAWING TITLE=MLB
 ABBREV=DRAWING
 LAST_MODIFIED=Mon Jan 31 12:49:37 2011

DRAWING TITLE SCHEM, MLB, K91		DRAWING NUMBER D
Apple Inc.		REVISION
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
PAGE 1 OF 132		SHEET 1 OF 101



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	2 OF 132
		SHEET	2 OF 101

K91 POWER SYSTEM ARCHITECTURE



SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	3 OF 132
		SHEET	3 OF 101

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	4 OF 132
		SHEET	4 OF 101

BOM Variants

Table with columns BOM NUMBER, BOM NAME, and BOM OPTIONS. Lists various PCBA variants with their respective configurations and options.

K91 BOM GROUPS

Table with columns BOM GROUP and BOM OPTIONS. Defines the options for the K91 Common BOM Group, including alternate, common, and development parts.

Module Parts

Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, and BOM OPTION. Lists various module parts like CPUs, GPUs, and memory modules.

ETHERNET ROM

Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, and BOM OPTION. Lists Ethernet ROM parts.

Bar Code Labels / EEEE #'s

Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, and BOM OPTION. Lists bar code labels for various parts.

Alternate Parts

Table with columns PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, and COMMENTS. Lists alternate parts for various components.

Programmables - All Builds

Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, and BOM OPTION. Lists programmable parts like BIOS chips.

SMC

Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, and BOM OPTION. Lists SMC (System Management Controller) parts.

EFI ROM

Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, and BOM OPTION. Lists EFI ROM parts.

PSOC

Table with columns PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, and BOM OPTION. Lists PSOC (Programmable System-on-Chip) parts.

BOM Configuration header and footer containing Apple Inc. logo, drawing number, revision, and a notice of proprietary property.

Functional Test Points


USB PORTS

J5713 (KEY BOARD CONN)






FUNC_TEST

ICT Test Points

NO_TEST NC NO_TESTS






J3401 & J3402 (AIRPORT/BT/CAMERA CONN)












J6950 (BAT CONN)

J6950 (BIL CABLE CONN)

NO_TEST=TRUE



POWER RAILS




NC NO_TESTS

NO_TEST

NC NO_TESTS

NC NO_TESTS




J6900 (DC POWER CONN)

J6950 (MAIN BATT CONN)

J6950 (MAIN BATT CONN)

J6950 (MAIN BATT CONN)

J6950 (MAIN BATT CONN)



J6900 (DC POWER CONN)

J6950 (MAIN BATT CONN)

J6950 (MAIN BATT CONN)

J6950 (MAIN BATT CONN)

J6950 (MAIN BATT CONN)



J6900 (DC POWER CONN)

J6950 (MAIN BATT CONN)

J6950 (MAIN BATT CONN)

J6950 (MAIN BATT CONN)

J6950 (MAIN BATT CONN)

D

C

B

A


D

C

B


A

Functional / ICT Test title block with Apple logo, revision information, and drawing number 7 OF 132 / 6 OF 101.




SYNC MASTER=K18 MLB
SYNC DATE=04/27/2010

Power Aliases		DRAWING NUMBER	D
Apple Inc.	REVISION	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE	8 OF 132	
I NOT TO REPRODUCE OR COPY IT	SHEET	7 OF 101	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
Signal Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	9 OF 132
		SHEET	8 OF 101



NOTE:
Intel is investigating processor driven VREFDQ generation.
This connection is to support the same.

FOR SANDYBRIDGE PROCESSOR


CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xxRESETB	0 = WAIT FOR BIOS		
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (DEFAULT)	10 = 2 X8	01 = RSVD	00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED		
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION	0 = LANES REVERSED		
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION	0 = LANES REVERSED		

CPU DMI / PEG / FDI / RSVD


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	10 OF 132
SHEET	9 OF 101




PAGE TITLE		CPU CLOCK/MISC/JTAG	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	11 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	10 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC DATE=06/15/2010


CPU DDR3 INTERFACES		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	12 OF 132
		SHEET	11 OF 101



PLACEMENT NOTE: Please place all sense line resistors on BOTTOM side.
 NOTE: Intel validation sense lines per doc 439028 rev1.0
 HR_PPDG sections 6.2.1 and 6.3.1.

SYNC MASTER=K92.MLB SYNC DATE=08/03/2010

CPU POWER		
Apple Inc.	DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
REVISION	BRANCH	PAGE 13 OF 132
SHEET		12 OF 101




PAGE TITLE		CPU POWER AND GND	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		14 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		13 OF 101	
IV ALL RIGHTS RESERVED			

CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)
Apple Implementation: 4x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)


PLACEMENT_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT_NOTE (C1620-C1623):

Place near U1000 on bottom side




PLACEMENT_NOTE (C1624-C16D5):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1640-C1645):

Place near inductors on bottom side.




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402


PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side




Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



CPU VCCPLL DECOUPLING




SYNC MASTER=K92.MLB		SYNC DATE=08/19/2010	
CPU DECOUPLING-I			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	14 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 6x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)
 Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):

Place near inductors on bottom side.




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



PAGE TITLE		SYNC MASTER=K92 MLB		SYNC DATE=08/19/2010	
CPU DECOUPLING-II					
Apple Inc.				DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				REVISION	
				BRANCH	
				PAGE	17 OF 132
				SHEET	15 OF 101



SYNCH MASTER=K91 MLB SYNCH DATE=10/19/2010

PAGE TITLE: PCH SATA/PCIE/CLK/LPC/SPI

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	18 OF 132
SHEET	16 OF 101

UNUSED clock terminations for FCIM MODE

PCI-E*

FROM CLK BUFFER


CLOCK FLEX

SMBUS


PEG

SMBUS

SMBUS



PAGE TITLE		DRAWING NUMBER	SIZE
PCH DMI/FDI/GRAPHICS		D	D
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	17 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K92 MLB SYNC DATE=07/06/2010

PCH PCI / FLASHCACHE / USB

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER	SIZE
REVISION	D
BRANCH	
PAGE	20 OF 132
SHEET	18 OF 101




GPIO ISOLATION CIRCUIT

This has internal pull up and should not be pulled low.
THIS SIGNAL IS INTENDED FOR FIRMWARE HUB AND WE ARE NOT USING IT.


SYNC MASTER=K91 MLB		SYNC DATE=10/20/2010	
PCH MISC			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART V ALL RIGHTS RESERVED		BRANCH	
		PAGE	21 OF 132
		SHEET	19 OF 101




PAGE TITLE		PCH POWER	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		22 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		20 OF 101	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K92.MLB SYNC DATE=04/30/2010


PCH GROUNDS	
 Apple Inc.	DRAWING NUMBER D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 23 OF 132	SHEET 21 OF 101





SYNC MASTER=K92.MLB SYNC DATE=07/06/2010

PCH DECOUPLING	
Apple Inc.	DRAWING NUMBER D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
REVISION	PAGE 24 OF 132
BRANCH	SHEET 22 OF 101

PROCESSOR MINI XDP




PCH MINI XDP



SYNC MASTER=K91 MLB SYNC DATE=10/17/2010

CPU & PCH XDP		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	25 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM0_0, HUB1_NONREM0_1
HUB1_1NONREM	HUB1_NONREM1_0, HUB1_NONREM1_1
HUB1_2NONREM	HUB1_NONREM1_1, HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1, HUB1_NONREM0_1
HUB2_ALLREM	HUB2_NONREM1_0, HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM1_0, HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM0_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U2600, U2650	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U2600, U2650	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U2600, U2650	CRITICAL	USBHUB_2061
338S0923	2	SMSC USX2513B	U2600, U2650	CRITICAL	USBHUB_2513B

T29 - no longer used, pulled up to 3V3 S0

IR Receiver

External B

External C

Bluetooth

Trackpad/Keyboard

External A

SD Card/Express Card

SYNC MASTER=K91 ERIC SYNC DATE=10/08/2010

USB HUBS


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 26 OF 132
SHEET: 24 OF 101

Platform Reset Connections


Unbuffered



Buffered




Buffered CPU reset




NOTE:
This page is different for K92.
ENET_RESET_L hooked up differently on both the projects.



PCH Reset Button



Ethernet WAKE# Isolation




ENET_MEDIA_SENSE ISOLATION CIRCUIT



System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Ethernet power rail for XTAL circuit.
VDDIO_25M_C: T29 power rail for XTAL circuit.
NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.



PAGE TITLE		SYNC DATE=07/06/2010	
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	28 OF 132
		SHEET	25 OF 101









Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S0_MEM_VTT_A
 - =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_S0DIMM_SCL
 - =I2C_S0DIMM_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Factory" (top) slot

SYNC_MASTER=K92_SUMA		SYNC_DATE=06/23/2010	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_B
 - =PP1V5_S3_MEM_B
 - =PP0V75_S0_MEM_VTT_B
 - =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_S0DIMM_SCL
 - =I2C_S0DIMM_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




"Expansion" (bottom) slot

SYNC_MASTER=K92_SUMA		SYNC_DATE=06/23/2010	
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	31 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	28 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K18_MLB SYNC DATE=04/27/2010


CPU Memory S3 Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 32 OF 132
 SHEET: 29 OF 101

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3303,R3305		VREFMRGN_NOT
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3309,R3311		VREFMRGN_NOT

Page Notes

- Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
- Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA
- BOM options provided by this page:
 VREFMRGN - Stuffs VREF Margining Circuitry.
 VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNC MASTER=K18 MLB SYNC DATE=04/27/2010

PAGE TITLE: FSB/DDR3/FB Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 33 OF 132
 SHEET: 30 OF 101



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 008M, 0201	L3470,L3471,L3473,L3474		

3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

Supervisor & CLKFREG # Isolation
 Delay = 60 ms +/- 20%


518S0816
 CRITICAL
 J3402
 CCR20-6K710S
 F-ST-SM

ALS
 CAMERA


SYNC MASTER=K91 MARY		SYNC DATE=10/08/2010	
PAGE TITLE X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			34 OF 132
		SHEET	31 OF 101

SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SDCONN DETECT DEBOUNCE, INVERSION, AND DETECT-CHANGED PCH GPIO LATCH CIRCUIT



SD CARD CONNECTOR




SYNC MASTER=K91 ERIC SYNC DATE=10/08/2010

SD READER CONNECTOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
REVISION	
BRANCH	
PAGE	35 OF 132
SHEET	32 OF 101



SYNC MASTER=T29 REF SYNC DATE=10/12/2010


T29 Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I I NOT TO REPRODUCE OR COPY IT
 I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I I ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION: 1
 PAGE: 36 OF 132
 SHEET: 33 OF 101

NOTE: All unused LSEO/EO pairs should be aliased together. Other signals okay to float (TP/NC).



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

8 7 6 5 4 3 2 1

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=T29 REF		SYNC DATE=10/12/2010	
PAGE TITLE T29 Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	37 OF 132
		SHEET	34 OF 101


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_T29BST (8-13V Boost Input)
 - =PP18V_T29_REG (18V Boost Output)
 - =PP3V3_T29_P3V3T29FET (3.3V FET Input)
 - =PP3V3_T29_FET (3.3V FET Output)
 - =PP3V3_S0_T29PWRCNTL
 - =PP1V05_T29_P1V05T29FET (1.05V FET Input)
 - =PP1V05_T29_FET (1.05V FET Output)


Signal aliases required by this page:
 - =T29_CLKREQ_L
 - =T29_RESET_L

BOM options provided by this page:
 T29BST:Y - Stuffs 18V boost circuitry.

T29 15V Boost Regulator



Supervisor & CLKREQ# Isolation




3.3V T29 Switch

U3810 & U3815/U3816

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A per IC

1.05V T29 Switch



SYNC MASTER=T29_REF SYNC DATE=10/12/2010



T29 Power Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	D
REVISION	
PAGE	38 OF 132
SHEET	35 OF 101

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below. If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY. If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor. Special Star routing needed on these pins. Decoupling on Pg 37.



ETHERNET PHY (CAESAR IV)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SYNC MASTER=K91 ERIC SYNC DATE=10/11/2010

DRAWING NUMBER: D

REVISION:

PAGE: 39 OF 132


SHEET: 36 OF 101

Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PAGE TITLE		SYNC MASTER=K91 TRINHNI		SYNC DATE=05/26/2010	
Ethernet Connector				DRAWING NUMBER	SIZE
Apple Inc.				REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				BRANCH	
				PAGE	40 OF 132
				SHEET	37 OF 101



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE FireWire LLC/PHY (FW643)			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 41 OF 132	SHEET 38 OF 101


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V05FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair. Host can detect as load on TPBIAS signal. Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.



- Dual-purpose output:
- 1) 5K Pull-down Detect when FW_PWR_EN is low.
 - 2) FW643 WAKE# (PME#) when PHY is powered.
- Pull-up provided on another page.


3.3V FW Switch



Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

1.0V FW Switch



SYNC MASTER=T27 REF SYNC DATE=06/10/2010

FireWire Port & PHY Power

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 42 OF 132
 SHEET: 39 OF 101

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33. FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY




Cable Power


CRITICAL L4310 FERR-250-OHM Note: Trace PPVP_FW_PORT1 must handle up to 5A



"Snapback" & "Late VG" Protection



PORT 1 BILINGUAL




AREF needs to be isolated from all local grounds per 1394b spec
 When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)
 BREF should be hard-connected to logic ground for speed signaling and connection


SYNC MASTER=T27 REF		SYNC DATE=06/10/2010	
FireWire Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		PAGE	43 OF 132
		SHEET	40 OF 101

SATA ODD Connector

ODD Power Control



SATA HDD / IR / SIL Connector



Internally PD ~150K
Write:0xB6 Read:0xB7

ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9

SYNC MASTER=K91.ERIC SYNC DATE=11/08/2010


SATA/IR/SIL Connectors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 45 OF 132
SHEET: 41 OF 101

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

USB/SMC Debug Mux




Left USB Port A




We can add protection to 5V if we want, but leaving NC for now
Place L4605 and L4615 at connector pin

Left USB Port B






SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
External USB Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

IR SUPPORT




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE Front Flex Support			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		SHEET	
48 OF 132		43 OF 101	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




PAGE TITLE		SYNC DATE=07/12/2010	
SMC		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	49 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"



SMC Crystal Circuit






System (Sleep) LED Circuit



- 45 44 6 NC SMC FAN 2 CTL == NC SMC FAN 2 CTL == 6 44 45
- 45 44 6 NC SMC FAN 2 TACH == MAKE_BASE=TRUE == NC SMC FAN 2 TACH == 6 44 45
- 45 44 6 NC SMC FAN 3 CTL == MAKE_BASE=TRUE == NC SMC FAN 3 CTL == 6 44 45
- 45 44 6 NC SMC FAN 3 TACH == MAKE_BASE=TRUE == NC SMC FAN 3 TACH == 6 44 45
- 63 62 48 44 SMC BC ACOK == SMC BC ACOK == 44 45 62 63
- 54 44 4 SMC INT L == MAKE_BASE=TRUE == SMC INT L == 44 45 54
- 45 44 4 SMC CPU VSENSE == MAKE_BASE=TRUE == SMC CPU VSENSE == 44 45 44
- 45 44 4 SMC CPU ISENSE == MAKE_BASE=TRUE == SMC CPU ISENSE == 44 45 49
- 45 44 4 SMC GPU VSENSE == MAKE_BASE=TRUE == SMC GPU VSENSE == 44 45 48
- 45 44 4 SMC GPU ISENSE == MAKE_BASE=TRUE == SMC GPU ISENSE == 44 45 48
- 45 44 4 SMC GFX VSENSE == MAKE_BASE=TRUE == SMC GFX VSENSE == 44 45 49
- 45 44 4 SMC GFX ISENSE == MAKE_BASE=TRUE == SMC GFX ISENSE == 44 45 49
- 45 44 4 SMC P1V5S3 ISENSE == MAKE_BASE=TRUE == SMC P1V5S3 ISENSE == 44 45 48
- 45 44 4 SMC CPUVCCIO ISENSE == MAKE_BASE=TRUE == SMC CPUVCCIO ISENSE == 44 45 48
- 45 44 4 SMC SA ISENSE == MAKE_BASE=TRUE == SMC SA ISENSE == 44 45 48
- 45 44 4 SMC DCIN VSENSE == MAKE_BASE=TRUE == SMC DCIN VSENSE == 44 45 48
- 45 44 4 SMC DCIN ISENSE == MAKE_BASE=TRUE == SMC DCIN ISENSE == 44 45 49
- 45 44 4 SMC PBUS VSENSE == MAKE_BASE=TRUE == SMC PBUS VSENSE == 44 45 48
- 45 44 4 SMC BMON ISENSE == MAKE_BASE=TRUE == SMC BMON ISENSE == 44 45 49
- 45 44 4 SMC CPU HI ISENSE == MAKE_BASE=TRUE == SMC CPU HI ISENSE == 44 45 49
- 45 44 4 SMC GPU HI ISENSE == MAKE_BASE=TRUE == SMC GPU HI ISENSE == 44 45 49
- 45 44 4 SMC OTHER HI ISENSE == MAKE_BASE=TRUE == SMC OTHER HI ISENSE == 44 45 49
- 45 44 4 TP SMC P10 == MAKE_BASE=TRUE == TP SMC P10 == 6 44 45
- 45 44 4 TP SMC P20 == MAKE_BASE=TRUE == TP SMC P20 == 44 45
- 45 44 4 TP SMC P24 == MAKE_BASE=TRUE == TP SMC P24 == 6 44 45
- 45 44 4 TP SMC P41 == MAKE_BASE=TRUE == TP SMC P41 == 6 44 45
- 45 44 4 TP SMC P43 == MAKE_BASE=TRUE == TP SMC P43 == 44 45
- 45 44 4 TP SMC PF5 == MAKE_BASE=TRUE == TP SMC PF5 == 6 44 45
- 45 44 4 TP SMC RSTGATE L == MAKE_BASE=TRUE == TP SMC RSTGATE L == 44 45


SMC FSB to 3.3V Level Shifting




BATLOW# Isolation

PAGE TITLE		SYNC DATE=07/12/2010	
SMC Support			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	50 OF 132
		SHEET	45 OF 101


LPC+SPI Connector



SPI Bus Series Termination




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	51 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			52 OF 132
		SHEET	47 OF 101


8 7 6 5 4 3 2 1
PBUS Voltage Sense Enable & Filter




GPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




CPU 1.05V VCCIO Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU SA Current Sense / Filter




AXG Vcore Voltage Sense / Filter



GPU Vcore Voltage Sense / Filter




DDR3 1.5V S3 Current Sense / Filter



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0090	4	RES, 0603, 0402	C5308, C5327, C5367, C5377		ISNS_ON:NO

SYNC MASTER=K91 DINESH SYNC DATE=08/16/2010
 PAGE TITLE: Voltage & Load Side Current Sensing
 Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
53 OF 132	D
PAGE	48 OF 101
SHEET	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0090	2	RES, 008M, 0402	C5451, C5461		ISNS_ON=NO

RC values chosen per K17 Radar 7337775

SYNC MASTER=K91 DINESH SYNC DATE=10/29/2010

High Side and CPU/AXG Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 54 OF 132
 SHEET: 49 OF 101


A

A

GPU Proximity/GPU Die/Left Heat Pipe/Right Fin Stack




CPU Proximity/CPU Die/PCH Proximity/LVDS Connector Proximity




Note: EMC1414 can perform Beta Compensation for External Diode 1 only

T29 Proximity



SYNC MASTER=K91 DINESH		SYNC DATE=09/22/2010	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE Fan Connectors			
DRAWING NUMBER Apple Inc.		SIZE D	
REVISION		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 56 OF 132		SHEET 51 OF 101	

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA 80UA	2.55 KOHM	0.0255 V 0.204 V	0.255E-6 W 16.32E-6 W
3V3 LDO	VDD VOUT	60MA (MAX) 60MA (MAX)	10 OHM 0.2 OHM	0.6 V 0.012 V	36E-3 W 0.72E-3 W
PSOC	VDD	8MA (TYP) 14MA (MAX)	1.5 OHM	0.012 V 0.021 V	96E-6 W 294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with PSOC power to isolate when PSOC is not powered.




TPAD Buttons Disable




PAGE TITLE		SYNC DATE=10/08/2010	
WELLSPRING 1		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			57 OF 132
		SHEET	52 OF 101

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD Flex Connector




Keyboard Backlight Driver & Detection



Keyboard Backlight Connector




SYNC MASTER=K91_ERIC		SYNC DATE=07/14/2010	
PAGE TITLE WELLSPRING 2			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	58 OF 132
		SHEET	53 OF 101



PLACEMENT_NOTE=See schematic for orientation.


Desired orientation when placed on board bottom-side (view thru top):



Circle indicates pin 1 location when placed in correct orientation


SMS_ADDR_SELECT=0 Addr: 0x30(Wr)/0x31(Rd)
 SMS_ADDR_SELECT=1 Addr: 0x32(Wr)/0x33(Rd)
 NOTE: SDA and SCL have internal pull-ups to VDD_IO.

SYNC MASTER=K91 DINESH		SYNC DATE=08/06/2010	
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			59 OF 132
		SHEET	54 OF 101




SYNC MASTER=K91_BEN		SYNC DATE=06/08/2010	
PAGE TITLE SPI ROM			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE 61 OF 132	SHEET 55 OF 101

AUDIO CODEC
APPLE P/N 353S3199



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2234



NOTES ON CODEC I/O
 DIFF FSINPUT= 2.45VRMS
 SE FSINPUT= 1.22VRMS
 DAC1 FSOUTPUT= 1.34VRMS
 DAC2/3 FSOUTPUTDIFF= 2.67VRMS
 DAC2/3 FSOUTPUTSE= 1.34VRMS

PAGE TITLE		DRAWING NUMBER	
AUDIO: CODEC/REGULATOR		D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		62 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		56 OF 101	
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

D

D

C

C

B


B

A

A


LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
 NET RIN = 18K OHMS
 FC = 8 HZ
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS




SYNC MASTER=K91_AUDIO		SYNC DATE=07/12/2010	
PAGE TITLE AUDIO: LINE INPUT FILTER			
DRAWING NUMBER D		SIZE D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
PAGE 63 OF 132		SHEET 57 OF 101	

8 7 6 5 4 3 2 1



SYNC_MASTER=K91_AUDIO		SYNC_DATE=07/12/2010	
AUDIO: HEADPHONE FILTER			
		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		65 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		58 OF 101	
IV ALL RIGHTS RESERVED			

3X MONO SPEAKER AMPLIFIERS (SSM2375)
 APN: 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = ~737 HZ
 1ST ORDER FC (SUB) = ~90 HZ







SYNC MASTER=K91_AUDIO		SYNC DATE=07/12/2010	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	66 OF 132
		SHEET	59 OF 101

AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR
Dual DMIC removed. Added single analog mic like K18.
Sept 21st 2010

Place this in place of DMIC connector J6780



AUDIO JACK 2 LINE IN JACK, SPDIF RX

SYNC MASTER=K91 AUDIO		SYNC DATE=09/30/2010	
PAGE TITLE			
AUDIO: JACKS			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	67 OF 132
		SHEET	60 OF 101

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13)	N/A	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3


PORT B LEFT (HEADSET MIC)
HP=80HZ, LP=8.82KHZ




PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B RIGHT (BUILT-IN MIC)



EXTRACTION NOTIFICATION




PORT C DETECT (LINE-IN)




SYNC MASTER=K91 AUDIO SYNC DATE=09/21/2010

AUDIO: JACK TRANSLATORS		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			68 OF 132
		SHEET	61 OF 101

MagSafe DC Power Jack





The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator



SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		62 OF 101	
IV ALL RIGHTS RESERVED			




$OCV = R7141 \times 8.5\mu A / R7140$
 $OCV = 8.5A$

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3074	1	IC, ISL95870A, PWM, 2BIT-VID, RSMOT-SNSE, 20P	U7100	CRITICAL	

SYNC MASTER=K91.ERIC SYNC DATE=10/08/2010
 System Agent Supply
 Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
71 OF 132	D
SHEET	
64 OF 101	




SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	72 OF 132
		SHEET	65 OF 101





SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2011	
PAGE TITLE			
1.5V DDR3 Supply			
		DRAWING NUMBER	SIZE
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	73 OF 132
		SHEET	66 OF 101

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3259	1	IC,MAX15092,3+1PH CPU REG,IMVP7,5XSQFN40	U7400	CRITICAL	




SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2011	
PAGE TITLE CPU IMVP7 & AXG VCore Regulator			
Apple Inc.		DRAWING NUMBER	SIZE
		7400	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		1	
		PAGE	74 OF 132
		SHEET	67 OF 101



Additional Input Bulk Caps


SYNC MASTER=K91 ERIC		SYNC DATE=09/22/2011	
PAGE TITLE			
CPU IMVP7 & AXG VCore Output		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	75 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	68 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU VCCIO (1.05V S0) Regulator




SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2011	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		76 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		69 OF 101	
IV ALL RIGHTS RESERVED			

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in Sus. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.




1.5V S0 Regulator



CAESAR IV 1.2V INT.VR CMPTS




1.2V S0 (GMUX) Regulator




PAGE TITLE		SYNC DATE=11/01/2010	
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


3.3V S4 FET




3.3V S3 FET




1.5V S3/S0 FET




1.8V GPU FET




5V_SUS FET inuot filter




3.3V_SUS FET




5V_SUS FET




3.3V S0 FET



3.3V S0 GPU FET



5.0V S0 FET



SYNC MASTER=K91 MARY SYNC DATE=10/14/2010

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER	D
REVISION	
PAGE	78 OF 132
SHEET	71 OF 101

U7880 default Turn on delay EN--> on is 200-650us.


S5 Rail Enables & PGOOD

State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	0	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0


3.3V, 5V S3 ENABLE




3.3V/5.0V S4 ENABLE




3.3V/5.0V Sus ENABLE




S0 ENABLE




CPUVCORE ENABLE




S0 Rail PGOOD (BJT Version)




3.3V SUS Detect



ENET Enable Generation



S0 Rail PGOOD Circuitry



Thresholds: (ISL Version in development)

- VDD: 2.734V-3.010V
- V2MON: 2.815V-3.099V
- V3MON: 0.572V-0.630V
- V4MON: 0.572V-0.630V

Worst-Case Thresholds:

- Q2: 0.XXXV
- Q3: 0.640V
- 3.3V w/Divider: 2.345V
- Q4: 0.660V

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.

SYNC MASTER=K91 MARY SYNC DATE=07/22/2010


Power Control 1/ENABLE	
Apple Inc.	DRAWING NUMBER: D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
I NOT TO REPRODUCE OR COPY IT	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
I V ALL RIGHTS RESERVED	
PAGE: 79 OF 132	SHEET: 72 OF 101

Page Notes

Power aliases required by this page:
 - =PPIV2_GPU_PEX_PLLEXVDD
 - =PPIV2_GPU_PEX_IOVDD
 - =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SYNC MASTER=K92_SUMA		SYNC DATE=06/15/2010	
PAGE TITLE			
Whistler PCI-E			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	80 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	73 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Power aliases required by this page:


- PFCORE_GPU
- PFCORE_GPU_FB_VDDR1
- PFCORE_GPU_VDD_CT
- PFCORE_GPU_PLL
- PFCORE_GPU_VDDR3
- PFCORE_GPU_VDDR4
- PFCORE_GPU_MEM_PLL
- PFCORE_GPU_VDDR1
- PFCORE_GPU_VDDR2
- PFCORE_GPU_VDDR3
- PFCORE_GPU_VDDR4

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



SYNC MASTER=K92_SUMA SYNC DATE=06/15/2010

Whistler CORE/FB POWER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: D

REVISION:

BRANCH:



PAGE: 81 OF 132

SHEET: 74 OF 101

Power aliases required by this page:
 - ~PPIV5S0GPU_ISNS
 - ~PPIV5S0GPU_ISNS

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SYNC MASTER=K92.MLB SYNC DATE=08/03/2010

Whistler FRAME BUFFER I/F

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION: 1
 BRANCH: 82 OF 132
 SHEET: 75 OF 101



Page Notes

Power aliases required by this page:
 - PPIV5_S0GPU_ISNS
 Signal aliases required by this page:
 (NONE)
 BOM options provided by this page:
 GPU:WHISTLER is the BOM option called out on all Rs and Cs on this page

U8400
 32MX32-1.25GHZ-MFL
 BGA
 H5GQ1H24AFR-T2C

GPU:WHISTLER is the BOM option called out on ALL Rs and Cs on this page!












U8450
 32MX32-1.25GHZ-MFL
 BGA
 H5GQ1H24AFR-T2C



SYNC MASTER=K92.MLB		SYNC DATE=08/19/2010	
GDDR5 Frame Buffer A			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		84 OF 132	
SHEET		76 OF 101	

Page Notes

Power aliases required by this page:
- PPIV5_S0GPU_ISNS
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



SYNC_MASTER=K92_MLB SYNC_DATE=08/19/2010
PAGE TITLE: GDDR5 Frame Buffer B
Apple Inc.
DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 85 OF 132
SHEET: 77 OF 101
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

VRAM BOM OPTION TABLE

	VRAM_DVP0 (STUFF R8613?)	VRAM_DVP1 (STUFF R8612?)	VRAM_DVP2 (STUFF R8611?)
K92 SAMSUNG 1G	NO	NO	YES
K92 HYNIX 1G	YES	NO	YES
K91F SAMSUNG 512M	NO	NO	NO
K91F HYNIX 512M	NO	YES	NO
K91F SAMSUNG 1G	YES	NO	NO
K91F HYNIX 1G	YES	YES	NO

NOTE: AMD STRAPS FOR IDENTIFYING VRAM VENDOR & SIZE FOR WHISTLER

K92 Samsung 1G - NOSTUFF R8613, NOSTUFF R8612, STUFF R8611
 K92 Hynix 1G - STUFF R8613, NOSTUFF R8612, STUFF R8611

K91FSamsung 512M - NOSTUFF R8613, NOSTUFF R8612, NOSTUFF R8611
 K91FHynix 512M - NOSTUFF R8613, STUFF R8612, NOSTUFF R8611
 K91FSamsung 1G - STUFF R8613, NOSTUFF R8612, NOSTUFF R8611
 K91FHynix 1G - STUFF R8613, STUFF R8612, NOSTUFF R8611



NO STRAP CHANGES ARE REQUIRED FOR SEYMOUR BASED SYSTEMS

Page Notes

Power aliases required by this page:
 - PP3V3_S0GPU_I2C
 - PP1V8_GPU_VREFG
 - PP1V8_GPU_DPLL
 - PP1V0_GPU_DPLL
 - PP1V0_GPU_TS

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)




SYNC MASTER=K92_MLB SYNC DATE=12/01/2010

Whistler LVDS/DP/GPIO

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



DRAWING NUMBER: D
 REVISION: 1
 BRANCH: 86 OF 132
 SHEET: 78 OF 101



Power aliases required by this page:
 - PPIV8_GPU_DP_AB
 - PPIV8_GPU_DP_CD
 - PPIV8_GPU_DP_EF
 - PPIV0_GPU_DP_AB
 - PPIV0_GPU_DP_CD
 - PPIV0_GPU_DP_EF

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SYNC MASTER=K92_SUMA SYNC DATE=06/15/2010


Whistler DP PWR/GNDs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION: 1
 BRANCH: 88 OF 132
 SHEET: 80 OF 101

GPU VCore Regulator



GPU VCore Setpoints

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

GPU VCore Setpoints not up-to-date!

K91F Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID1P11V	GPUVID4_0, GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_1

VIMON = 31 x Io x Rsns x (1 + Ris2/Ris1)
 In K9x, the equation will be:
 VIMON = 31 x Io x R8940 x (1+ R8902/R8901)
 VIMON = 31x Io x 1mOhm x 2.074 = Io x 64.29 mV/A


SYNC MASTER=K91_ERIC SYNC DATE=12/21/2010

GPU (Whistler) CORE SUPPLY

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 89 OF 132
 SHEET: 81 OF 101




LCD (LVDS) INTERFACE

518S0651


SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE LVDS Display Connector			
DRAWING NUMBER D		SIZE D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
PAGE 90 OF 132		SHEET 82 OF 101	

LVDS Transmitter Termination


All emulated LVDS outputs require this termination



DP AUX, DDC, & HPD muxing to IG/EG



LVDS DDC MUX



SYNC MASTER=K92.MLB		SYNC DATE=11/21/2010	
Muxed Graphics Support			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		92 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		83 OF 101	
IV ALL RIGHTS RESERVED			

T29 A High-Speed Signals

T29 signals are P/N-swapped after AC caps to improve layout.

DP A Super-Driver

PS8301 I2C Addresses:

A1	A0	Addr (W/R)
0	0	0x96/0x97
0	1	0xB6/0xB7
1	0	0x94/0x95
1	1	0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

Port A MCU

=T29_WAKE_L:
use PCIE_WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

T29 Path Biasing

DP Path Biasing

DP/T29 A Low-Speed MUX

Must be 3.3V DP A port power


CBTL04DP081 (353S3151) and PI3VEDP212 (353S3055) are footprint-compatible parts with similar pinouts. NXP uses pin 10 for ML and HPD, Pericom uses pin 10 for ML and pin 11 for HPD.

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP source.

SYNC MASTER=T29 REF		SYNC DATE=10/16/2010	
DisplayPort/T29 A MUXing			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		93 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		84 OF 101	

Port A HV Power Switch

	Nominal	Min	Max
IFLT	885mA	876mA	894mA (*)
ILIM	935mA	925mA	944mA (*)
TFLT	18.3ms	13.4ms	26.7ms
TSD	470ms	235ms	724ms




IFLT = 200k / RFLT = 885mA
 ILIM = 201k / RLIM = 935mA
 TFLT = CCT * 38900
 TSD = CCT * 100000

Bleeder Resistor
 2.5V / 249 ohm = 10mA
 R9419 P = ~27mW

Note: Bleeder active when DPAPRSW HV_DET is HIGH and T29_A_HV_EN is LOW.

3.3V/HV Power MUX




3.3V Always

Blocking FET, off when Source > 3.4V or HV_EN high.

ZXR060A REF range: 0.595-0.605V (0.600V nominal)
 Circuit threshold range: 3.363-3.439V (3.395V nominal)


Port A 3.3V Power Switch



DP_PWR must be S4 to support wake from T29 devices.

Circuit threshold range: 2.877-2.941V (2.903V nominal)

DisplayPort/T29 A Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0 OHM, 5, 1/16W, 0402, SMD, LP	C9412		
132S0121	1	CAP, CER, 0.1UF, 10%, 6.3V, XSR, 0201, SMD	R9405		
132S0121	1	CAP, CER, 0.1UF, 10%, 6.3V, XSR, 0201, SMD	R9406		

SYNC MASTER=T29 REF SYNC DATE=10/16/2010

DisplayPort/T29 A Connector


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 III NOT TO REPRODUCE OR COPY IT
 IV NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 V ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION: 1
 BRANCH: 94 OF 132
 SHEET: 85 OF 101

DP Source must pull down HPD input with greater than or equal to 100K (DpV1.1a).


Sink HPD range:
 High: 2.0 - 5.0V
 Low: 0 - 0.8V



SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
PAGE TITLE 1V0 GPU / 1V5 FB Power Supply			
DRAWING NUMBER D		REVISION	
BRANCH		PAGE 95 OF 132	
SHEET 86 OF 101		NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	


GMUX CPLD

LVDS Receiver Termination




Signal	Value	Notes
LVDS IG A CLK P	R9650 100	1% 1/20W MF 201
LVDS IG A DATA P<0>	R9651 100	1% 1/20W MF 201
LVDS IG A DATA P<1>	R9652 100	1% 1/20W MF 201
LVDS IG A DATA P<2>	R9653 100	1% 1/20W MF 201
LVDS IG B DATA P<0>	R9654 100	1% 1/20W MF 201
LVDS IG B DATA P<1>	R9655 100	1% 1/20W MF 201
LVDS IG B DATA P<2>	R9656 100	1% 1/20W MF 201
LVDS EG A CLK P	R9660 100	1% 1/20W MF 201
LVDS EG A DATA P<0>	R9661 100	1% 1/20W MF 201
LVDS EG A DATA P<1>	R9662 100	1% 1/20W MF 201
LVDS EG A DATA P<2>	R9663 100	1% 1/20W MF 201
LVDS EG B DATA P<0>	R9664 100	1% 1/20W MF 201
LVDS EG B DATA P<1>	R9665 100	1% 1/20W MF 201
LVDS EG B DATA P<2>	R9666 100	1% 1/20W MF 201

Required Pullups




Required Pulldowns



PAGE TITLE		SYNC DATE=08/03/2010	
Graphics MUX (GMUX)		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	96 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	87 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)



*C9797 AND C9799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3S	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.40	R9717, R9718, R9719		BKLT:ENG
103S0198	3S	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.40	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K901 KIR&VNC DATE=06/25/2010

LCD Backlight Driver

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 97 OF 132
 SHEET: 88 OF 101


GPU Rail Sequencing

Whistler GPU requires rails to come up in the following order:


- 1) GPU_3.3V
- 2) GPUVcore
- 3) GPU_1.0V
- 4) GPU_1.8V/GDDR5 1.5/1.35V




EXT GPU PWRGD Pullup



PCH S0 PWRGD



Unused PGOOD signal



PAGE TITLE		SYNC DATE=08/03/2010	
Power Sequencing EG/PCH S0		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	99 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	89 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>
	CPU_50S	CPU_AGTL	FDI FSYNCL1..0>
	CPU_50S	CPU_AGTL	FDI LSYNCL1..0>
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M_CPU_P
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M_CPU_N
	CPU_50S	CPU_AGTL	FDI INT
CPU_PECT	CPU_50S	PCIE	CPU PECT
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM_PWRGD
XDP_CPU_PWRGD	CPU_50S	CPU_ITP	XDP CPU_PWRGD
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP DBRESET_L
XDP_CPU_PRDY_L	CPU_50S	CPU_ITP	XDP CPU_PRDY_L
XDP_CPU_PREO_L	CPU_50S	CPU_ITP	XDP CPU_PREO_L
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP0
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP1
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP2
CPU_CFG	CPU_50S	CPU_ITP	CPU CFG<11..0>
CPU_CFG	CPU_50S	CPU_ITP	CPU CFG<17..16>
CPU_CATER_L	CPU_50S	CPU_AGTL	CPU CATER_L
CPU_PROC_SEL_L	CPU_50S	CPU_AGTL	CPU PROC_SEL_L
TP_CPU_VTT_SELECT	CPU_50S	CPU_AGTL	TP_CPU_VTT_SELECT
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT_L
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM_THRMTRIP_L
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N
XDP_CLK_BCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_P
XDP_CLK_BCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_N
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N
PM_DPRSLEVR	CPU_55S	CPU_8MIL	CPU PSI_L
	CPU_50S	CPU_AGTL	PM_DPRSLEVR
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP
	CPU_27P4S	CPU_COMP	CPU_PEG_RBIAS
	CPU_27P4S	CPU_COMP	CPU_COMP3
	CPU_27P4S	CPU_COMP	CPU_COMP2
	CPU_27P4S	CPU_COMP	CPU_COMP1
	CPU_27P4S	CPU_COMP	CPU_COMP0
XDP_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI
XDP_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO
XDP_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS
XDP_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK
XDP_TRST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L
XDP_BPM	CPU_50S	CPU_ITP	XDP BPM_L<3..0>
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM_L<7..4>
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST_L
	CPU_55S	CPU_8MIL	CPU VID<6..0>
	CPU_50S	CPU_AGTL	CPUIMVP_IMON
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU_VCCIOSENSE_P
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU_VCCIOSENSE_N
CPU_AXG_SENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P
CPU_AXG_SENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N
CPU_VCC_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P
CPU_VCC_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N
CPU_AXG_VALSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P
CPU_AXG_VALSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N
PM_DPRSLEVR	CPU_55S	CPU_8MIL	GFX VID<6..0>
	CPU_50S	CPU_AGTL	GFX_DPRSLEVR
	CPU_50S	CPU_AGTL	GFX_VR_EN
	CPU_50S	CPU_AGTL	GFXIMVP_IMON
PEG_R2D	PCIE_85D	PCIE	PEG R2D P<7..0>
PEG_R2D	PCIE_85D	PCIE	PEG R2D N<7..0>
PEG_R2D	PCIE_85D	PCIE	PEG R2D C P<7..0>
PEG_R2D	PCIE_85D	PCIE	PEG R2D C N<7..0>
PEG_D2R	PCIE_85D	PCIE	PEG D2R P<7..0>
PEG_D2R	PCIE_85D	PCIE	PEG D2R N<7..0>
PEG_D2R	PCIE_85D	PCIE	PEG D2R C P<7..0>
PEG_D2R	PCIE_85D	PCIE	PEG D2R C N<7..0>
	CPU_50S	CPU_VID	CPU_VIDSOUT
	CPU_50S	CPU_VID	CPU_VIDCLK
	CPU_50S	CPU_VID	CPU_VIDALERT_L

SYNC_MASTER=K92_MLB SYNC_DATE=08/09/2010

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
REVISION:
BRANCH:
PAGE: 100 OF 132
SHEET: 90 OF 101

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

DDR3:

DQ/DM signals should be matched within 0.508mm of associated DQS pair.
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.

SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET	LENGTH
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	6.11.26
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	6.11.26
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>	6.11.26
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<3..0>	6.11.26
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..0>	6.11.26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	6.11.26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	6.11.26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	6.11.26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	6.11.26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	6.11.26
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	6.11.27
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	6.11.27
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	6.11.27
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	6.11.27
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	6.11.27
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	6.11.27
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	6.11.27
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	6.11.27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	6.11.27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>	6.11.27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	6.11.27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>	6.11.27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	6.11.27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>	6.11.27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	6.11.27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>	6.11.27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	6.11.27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>	6.11.27
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	6.11.27
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>	6.11.27
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	6.11.26
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>	6.11.26
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	6.11.27
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>	6.11.27
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	6.11.28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	6.11.28
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..0>	6.11.28
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>	6.11.28
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..0>	6.11.28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	6.11.28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	6.11.28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	6.11.28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	6.11.28
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	6.11.28
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	6.11.27
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	6.11.27
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	6.11.27
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	6.11.27
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	6.11.27
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	6.11.27
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	6.11.27
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	6.11.27
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	6.11.27
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	6.11.27
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	6.11.27
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	6.11.27
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	6.11.27
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	6.11.27
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	6.11.27
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	6.11.27
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	6.11.27
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	6.11.27
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	6.11.27
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	6.11.27
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	6.11.27
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	6.11.27
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	6.11.27
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	6.11.27

PAGE TITLE		DRAWING NUMBER	
Memory Constraints		D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		101 OF 132	
		SHEET	
		91 OF 101	

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	15L3, 15L4, 15L9, 15L10	=4:1_SPACING	?	DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	15L3, 15L4, 15L9, 15L10	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	15L3, 15L4, 15L9, 15L10	=5:1_SPACING	?	SATA	TOP, BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	15L3, 15L4, 15L9, 15L10	=4:1_SPACING	?	USB	TOP, BOTTOM	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P	8 17 83
DP_AUX_CH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N	8 17 83
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_P	18 87
LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS_IG_A_CLK_N	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_P<2..0>	18 87
LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS_IG_A_DATA_N<2..0>	18 87
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS_IG_A_DATA_P<3>	8 18
LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS_IG_A_DATA_N<3>	8 18
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_P<2..0>	18 87
LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS_IG_B_DATA_N<2..0>	18 87
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P	16 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_N	16 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_P	6 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_N	6 41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_UF_P	41
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_UF_N	41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_N	16 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_P	6 41
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_C_N	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_P	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_C_N	16 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P	6 41
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N	6 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N	16 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_UF_P	6 41
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_UF_N	6 41
PCH_SATA3_ICOMP	SATA_50SE	SATA_ICOMP	PCH_SATA3COMP	16
PCH_SATA_ICOMP	SATA_37SE	SATA_ICOMP	PCH_SATAICOMP	16
USB_HUB1_UP	USR_85D	USR	USB_HUB1_UP_P	18 24
USB_HUB1_R2D	USR_85D	USR	USB_HUB1_UP_N	18 24
USB_HUB2_UP	USR_85D	USR	USB_HUB2_UP_P	18 24
USB_HUB2_R2D	USR_85D	USR	USB_HUB2_UP_N	18 24
USB_EXTA	USR_85D	USR	USB_EXTA_P	24 42
USB_EXTA	USR_85D	USR	USB_EXTA_N	24 42
USB_EXTB	USR_85D	USR	USB_EXTB_P	24 42
USB_EXTB	USR_85D	USR	USB_EXTB_N	24 42
USB_EXTC	USR_85D	USR	USB_EXTC_P	8 24
USB_EXTC	USR_85D	USR	USB_EXTC_N	8 24
USB_CAMERA	USR_85D	USR	USB_CAMERA_CONN_P	6 31
USB_CAMERA	USR_85D	USR	USB_CAMERA_CONN_N	6 31
USB_BT	USR_85D	USR	USB_BT_P	24 31
USB_BT	USR_85D	USR	USB_BT_N	24 31
USB_TPAD	USR_85D	USR	USB_TPAD_P	24 52
USB_TPAD	USR_85D	USR	USB_TPAD_N	24 52
USB_IR	USR_85D	USR	USB_IR_P	24 43
USB_IR	USR_85D	USR	USB_IR_N	24 43
PCH_USB_RBIAS	PCH_USB_RBIAS	USR_RBIAS	PCH_USB_RBIAS	18
USB_T29A	USR_85D	USR	USB_T29A_P	8 24
USB_T29A	USR_85D	USR	USB_T29A_N	8 24

SYNC MASTER=K92.MLB		SYNC DATE=08/09/2010	
PCH Constraints 1			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		102 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		92 OF 101	
IV ALL RIGHTS RESERVED			

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_50S	LPC	LPC AD<3..0>	6 16 44 46 87
LPC_FRAME_L	LPC_50S	LPC	LPC FRAME L	6 16 44 46 87
LPC_RESET_L	LPC_50S	LPC	LPCPLUS RESET L	6 25 46 87
PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC R	18 25
CLK_LPC_50S	CLK_LPC	CLK_LPC	LPC CLK33M SMC	25 44
CLK_LPC_50S	CLK_LPC	CLK_LPC	LPC CLK33M LPCPLUS	6 25 44
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	16 23 26 28 30 41 47 61 88
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	16 23 26 28 30 41 47 61 88
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	16 47
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	16 47
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	16 47
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	16 47
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	16 56
HDA_50S	HDA	HDA	HDA_BIT_CLK R	16
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	16 56
HDA_50S	HDA	HDA	HDA_SYNC R	16
HDA_RST_L	HDA_50S	HDA	HDA_RST R L	16
HDA_50S	HDA	HDA	HDA_RST L	16 56
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	16 56
HDA_50S	HDA	HDA	AUD_SDI R	56
HDA_SDOIT	HDA_50S	HDA	HDA_SDOIT	16 56
HDA_50S	HDA	HDA	HDA_SDOIT R	16
SPI_CLK	SPI_55S	SPI	SPI_CLK R	16 46
SPI_55S	SPI	SPI	SPI_CLK	46
SPI_MOSI	SPI_55S	SPI	SPI_MOSI R	16 46
SPI_55S	SPI	SPI	SPI_MOSI	46
SPI_MISO	SPI_55S	SPI	SPI_MISO	16 46
SPI_CS0	SPI_55S	SPI	SPI_CS0 R L	16 46
SPI_55S	SPI	SPI	SPI_CS0 L	46
PCIE_85D	PCIE	PCIE	PCIE_ENET_R2D_P	36
PCIE_85D	PCIE	PCIE	PCIE_ENET_R2D_N	36
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	16 36
PCIE_85D	PCIE	PCIE	PCIE_ENET_R2D_C_N	16 36
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P	16 36
PCIE_85D	PCIE	PCIE	PCIE_ENET_D2R_N	16 36
PCIE_85D	PCIE	PCIE	PCIE_ENET_D2R_C_P	36
PCIE_85D	PCIE	PCIE	PCIE_ENET_D2R_C_N	36
PCIE_85D	PCIE	PCIE	PCIE_AP_R2D_P	6 31
PCIE_85D	PCIE	PCIE	PCIE_AP_R2D_N	6 31
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	16 31
PCIE_85D	PCIE	PCIE	PCIE_AP_R2D_C_N	16 31
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P	6 16 31
PCIE_85D	PCIE	PCIE	PCIE_AP_D2R_N	6 16 31
PCIE_85D	PCIE	PCIE	PCIE_FW_R2D_P	38
PCIE_85D	PCIE	PCIE	PCIE_FW_R2D_N	38
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	16 38
PCIE_85D	PCIE	PCIE	PCIE_FW_R2D_C_N	16 38
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P	16 38
PCIE_85D	PCIE	PCIE	PCIE_FW_D2R_N	16 38
PCIE_85D	PCIE	PCIE	PCIE_FW_D2R_C_P	38
PCIE_85D	PCIE	PCIE	PCIE_FW_D2R_C_N	38
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCIE_CLK100M_PCH_P	16
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCIE_CLK100M_PCH_N	16
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_P	16 33
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCIE_CLK100M_T29_N	16 33
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCH_CLK96M_DOT_P	16
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCH_CLK96M_DOT_N	16
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCH_CLK100M_SATA_P	16
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCH_CLK100M_SATA_N	16
CPH_50S	CLK_PCIE	CLK_PCIE	PCH_CLK14P3M_REFCLK	16
CPH_50S	CLK_PCIE	CLK_PCIE	PCH_CLK33M_PCIEIN	16 25
PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	16 73
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PEG_CLK100M_N	16 73
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	16 36
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCIE_CLK100M_ENET_N	16 36
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	16 31
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCIE_CLK100M_AP_N	16 31
PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	16 38
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCIE_CLK100M_FW_N	16 38
PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	NC_PCIE_CLK100M_EXCARD_P	8 16
CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	NC_PCIE_CLK100M_EXCARD_N	8 16
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C_P<3..0>	8 9 33
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C_N<3..0>	8 9 33
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_P<3..0>	33
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_N<3..0>	33
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_P<3..0>	8 9 33
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_N<3..0>	8 9 33
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_C_P<3..0>	33
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_C_N<3..0>	33

SYNC MASTER=K92.MLB		SYNC DATE=08/09/2010	
PAGE TITLE			
PCH Constraints 2			
DRAWING NUMBER		SIZE	
Apple Inc.		D	
REVISION			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
103 OF 132		93 OF 101	

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR	*	=3X_DIELECTRIC	?

SOURCE: Attila Farkas Email - 8/2/10

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_50S	ENET_3X	ENET_3X	BCM5764_CLK25M_XTALI
ENET_50S	ENET_3X	ENET_3X	BCM5764_CLK25M_XTALO
ENET_50S	ENET_3X	ENET_3X	ENET_RESET_L
ENET_MDI	ENET_MDI	ENET_MDI	ENET_MDI_P<3..0>
ENET_MDI	ENET_MDI	ENET_MDI	ENET_MDI_N<3..0>
ENET_CR	ENET_CR	ENET_CR	SDCONN_DATA_R<7..0>
ENET_CR	ENET_CR	ENET_CR	SDCONN_CMD_R
ENET_CR	ENET_CR	ENET_CR	SDCONN_CLK_R
ENET_CR	ENET_CR	ENET_CR	SDCONN_DATA<7..0>
ENET_CR	ENET_CR	ENET_CR	SDCONN_CMD
ENET_CR	ENET_CR	ENET_CR	SDCONN_CLK
ENET_CR	ENET_CR	ENET_CR	SDCONN_CLK_R_L_32

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_TP	FW_TP	FW_TP	NC_FW0_TPAP
FW_TP	FW_TP	FW_TP	NC_FW0_TPA
FW_TP	FW_TP	FW_TP	NC_FW0_TBP
FW_TP	FW_TP	FW_TP	NC_FW0_TBN
FW_TP	FW_TP	FW_TP	FW_PORT1_TPA_P
FW_TP	FW_TP	FW_TP	FW_PORT1_TPA_N
FW_TP	FW_TP	FW_TP	FW_PORT1_TPB_P
FW_TP	FW_TP	FW_TP	FW_PORT1_TPB_N
Port 2 Not Used			

SYNC MASTER=K91 ERIC		SYNC DATE=08/03/2010	
Ethernet/FW Constraints			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	104 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	94 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
T29_R2D0	T29DE_80D	T29DP	T29 R2D P<0>	6 84
T29_R2D0	T29DE_80D	T29DP	T29 R2D N<0>	6 84
T29_R2D1	T29DE_80D	T29DP	T29 R2D P<1>	6 84
T29_R2D1	T29DE_80D	T29DP	T29 R2D N<1>	6 84
	T29DE_80D	T29DP	T29 R2D C F P<1..0>	84
	T29DE_80D	T29DP	T29 R2D C F N<1..0>	84
T29_D2R0	T29DE_100D	T29DP	T29 D2R C P<0>	6 84 85
T29_D2R0	T29DE_100D	T29DP	T29 D2R C N<0>	6 84 85
T29_D2R1	T29DE_100D	T29DP	T29 D2R C P<1>	6 84 85
T29_D2R1	T29DE_100D	T29DP	T29 D2R C N<1>	6 84 85
	T29DE_100D	T29DP	T29DPA D2R1 AUXCH P	6 85
	T29DE_100D	T29DP	T29DPA D2R1 AUXCH N	6 85
	T29DE_80D	T29DP	DP SDRVA ML C P<3..0>	6 84
	T29DE_80D	T29DP	DP SDRVA ML C N<3..0>	6 84
	T29DE_80D	T29DP	DP SDRVA ML R P<3..0>	84
	T29DE_80D	T29DP	DP SDRVA ML R N<3..0>	84
DP_SDRVA_ML_EVEN	T29DE_80D	T29DP	DP SDRVA ML P<2..0:2>	6 84 95
DP_SDRVA_ML_EVEN	T29DE_80D	T29DP	DP SDRVA ML N<2..0:2>	6 84 95
DP_SDRVA_ML_ODD	T29DE_80D	T29DP	DP SDRVA ML P<3..1:2>	84
DP_SDRVA_ML_ODD	T29DE_80D	T29DP	DP SDRVA ML N<3..1:2>	84
DP_SDRVA_AUXCH	T29DE_80D	T29DP	DP SDRVA AUXCH P	84
DP_SDRVA_AUXCH	T29DE_80D	T29DP	DP SDRVA AUXCH N	84
	T29DE_80D	T29DP	DP SDRVA AUXCH C P	84
	T29DE_80D	T29DP	DP SDRVA AUXCH C N	84
	T29DE_80D	T29DP	T29DPA ML P<3..0>	6 84 85
	T29DE_80D	T29DP	T29DPA ML N<3..0>	6 84 85
	T29DE_80D	T29DP	T29DPA ML C P<3..0>	84 85
	T29DE_80D	T29DP	T29DPA ML C N<3..0>	84 85
	T29DE_80D	T29DP	DP A EXT AUXCH P	84 85
	T29DE_80D	T29DP	DP A EXT AUXCH N	84 85
T29_R2D2	T29DE_80D	T29DP	T29 R2D P<2>	
T29_R2D2	T29DE_80D	T29DP	T29 R2D N<2>	
T29_R2D3	T29DE_80D	T29DP	T29 R2D P<3>	
T29_R2D3	T29DE_80D	T29DP	T29 R2D N<3>	
	T29DE_80D	T29DP	T29 R2D C F P<3..2>	
	T29DE_80D	T29DP	T29 R2D C F N<3..2>	
T29_D2R2	T29DE_100D	T29DP	T29 D2R C P<2>	
T29_D2R2	T29DE_100D	T29DP	T29 D2R C N<2>	
T29_D2R3	T29DE_100D	T29DP	T29 D2R C P<3>	
T29_D2R3	T29DE_100D	T29DP	T29 D2R C N<3>	
	T29DE_100D	T29DP	T29DPB D2R3 AUXCH P	
	T29DE_100D	T29DP	T29DPB D2R3 AUXCH N	
	T29DE_80D	T29DP	DP SDRVB ML C P<3..0>	
	T29DE_80D	T29DP	DP SDRVB ML C N<3..0>	
	T29DE_80D	T29DP	DP SDRVB ML R P<3..0>	
	T29DE_80D	T29DP	DP SDRVB ML R N<3..0>	
DP_SDRVB_ML_EVEN	T29DE_80D	T29DP	DP SDRVB ML P<2..0:2>	95
DP_SDRVB_ML_EVEN	T29DE_80D	T29DP	DP SDRVB ML N<2..0:2>	95
DP_SDRVB_ML_ODD	T29DE_80D	T29DP	DP SDRVB ML P<3..1:2>	
DP_SDRVB_ML_ODD	T29DE_80D	T29DP	DP SDRVB ML N<3..1:2>	
DP_SDRVB_AUXCH	T29DE_80D	T29DP	DP SDRVB AUXCH P	
DP_SDRVB_AUXCH	T29DE_80D	T29DP	DP SDRVB AUXCH N	
	T29DE_80D	T29DP	DP SDRVB AUXCH C P	
	T29DE_80D	T29DP	DP SDRVB AUXCH C N	
	T29DE_80D	T29DP	T29DPB ML P<3..0>	
	T29DE_80D	T29DP	T29DPB ML N<3..0>	
	T29DE_80D	T29DP	T29DPB ML C P<3..0>	
	T29DE_80D	T29DP	T29DPB ML C N<3..0>	
	T29DE_80D	T29DP	DP B EXT AUXCH P	
	T29DE_80D	T29DP	DP B EXT AUXCH N	

Only used on dual-port hosts.

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>	6 33 78
	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>	6 33 78
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0>	6 33
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0>	6 33
	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P	6 33 78
	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N	6 33 78
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P	6 33
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N	6 33
	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>	6 33 78
	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>	6 33 78
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0>	6 33
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0>	6 33
	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P	6 33 78
	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N	6 33 78
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P	6 33
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N	6 33
	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>	
	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>	
	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P	
	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N	
	T29_I2C_55S	T29_I2C	I2C T29_SCL	33 47 84
	T29_I2C_55S	T29_I2C	I2C T29_SDA	33 47 84
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29 SPI CLK	33
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29 SPI MOSI	33
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29 SPI MISO	33
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29 SPI CS_L	33
	T29DP_80D	T29DP	T29 R2D C P<3..0>	6 8 33 84
	T29DP_80D	T29DP	T29 R2D C N<3..0>	6 8 33 84
	T29DP_100D	T29DP	T29 D2R P<3..0>	6 8 33 84
	T29DP_100D	T29DP	T29 D2R N<3..0>	6 8 33 84

Only used on hosts supporting T29 video-in

SYNC MASTER=T29_REF SYNC DATE=10/16/2010

T29 Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 105 OF 132
 SHEET: 95 OF 101

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IT01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL	6 31 44 47 53 54
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	6 31 44 47 53 54
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	44 47 50
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	44 47 50
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	6 31 44 47 50 79
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	6 31 44 47 50 79
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 44 47 52 53
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 44 47 52 53
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	44 47 100
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	44 47 100

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	63
	1T01_DIFFPAIR		CHGR_CSI_N	63
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	63
	1T01_DIFFPAIR		CHGR_CSO_N	63

D

D

C

C

B

B

A

A

SYNC_MASTER=K18_MLB		SYNC_DATE=04/27/2010	
SMC Constraints			
		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	106 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	96 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=2x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel.
 DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
 Max length of LVDS/DisplayPort/TMDS traces: 13 inches.
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	VALUE
				FB A0 CLK P	75 76
				FB A0 CLK N	75 76
				FB A1 CLK P	75 76
				FB A1 CLK N	75 76
				FB A0 CMD	6 75 76
				FB A1 A<8..0>	6 75 76
				FB A1 A<8..0>	6 75 76
				FB A0 ABI L	6 75 76
				FB A1 ABI L	6 75 76
				FB A0 RAS L	75 76
				FB A1 RAS L	75 76
				FB A0 CAS L	75 76
				FB A1 CAS L	75 76
				FB A0 WE L	75 76
				FB A1 WE L	75 76
				FB A0 CKE L	75 76
				FB A1 CKE L	75 76
				FB A0 CS L	75 76
				FB A1 CS L	75 76
				FB A0 EDC<0>	6 75 76
				FB A0 EDC<1>	6 75 76
				FB A0 EDC<2>	6 75 76
				FB A0 EDC<3>	6 75 76
				FB A1 EDC<0>	6 75 76
				FB A1 EDC<1>	6 75 76
				FB A1 EDC<2>	6 75 76
				FB A1 EDC<3>	6 75 76
				FB A0 DBI L<0>	6 75 76
				FB A0 DBI L<1>	6 75 76
				FB A0 DBI L<2>	6 75 76
				FB A0 DBI L<3>	6 75 76
				FB A1 DBI L<0>	6 75 76
				FB A1 DBI L<1>	6 75 76
				FB A1 DBI L<2>	6 75 76
				FB A1 DBI L<3>	6 75 76
				FB A0 WCLK P<0>	6 75 76
				FB A0 WCLK N<0>	6 75 76
				FB A0 WCLK P<1>	6 75 76
				FB A0 WCLK N<1>	6 75 76
				FB A1 WCLK P<0>	6 75 76
				FB A1 WCLK N<0>	6 75 76
				FB A1 WCLK P<1>	6 75 76
				FB A1 WCLK N<1>	6 75 76
				FB A0 DO<7..0>	6 75 76
				FB A0 DO<15..8>	6 75 76
				FB A0 DO<23..16>	6 75 76
				FB A0 DO<31..24>	6 75 76
				FB A1 DO<7..0>	6 75 76
				FB A1 DO<15..8>	6 75 76
				FB A1 DO<23..16>	6 75 76
				FB A1 DO<31..24>	6 75 76
				FB AB RESET	75 76 77

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	VALUE
				FB B0 CLK P	75 77
				FB B0 CLK N	75 77
				FB B1 CLK P	75 77
				FB B1 CLK N	75 77
				FB B0 CMD	6 75 77
				FB B1 A<8..0>	6 75 77
				FB B1 A<8..0>	6 75 77
				FB B0 ABI L	6 75 77
				FB B1 ABI L	6 75 77
				FB B0 RAS L	75 77
				FB B1 RAS L	75 77
				FB B0 CAS L	75 77
				FB B1 CAS L	75 77
				FB B0 WE L	75 77
				FB B1 WE L	75 77
				FB B0 CKE L	75 77
				FB B1 CKE L	75 77
				FB B0 CS L	75 77
				FB B1 CS L	75 77
				FB B0 EDC<0>	6 75 77
				FB B0 EDC<1>	6 75 77
				FB B0 EDC<2>	6 75 77
				FB B0 EDC<3>	6 75 77
				FB B1 EDC<0>	6 75 77
				FB B1 EDC<1>	6 75 77
				FB B1 EDC<2>	6 75 77
				FB B1 EDC<3>	6 75 77
				FB B0 DBI L<0>	6 75 77
				FB B0 DBI L<1>	6 75 77
				FB B0 DBI L<2>	6 75 77
				FB B0 DBI L<3>	6 75 77
				FB B1 DBI L<0>	6 75 77
				FB B1 DBI L<1>	6 75 77
				FB B1 DBI L<2>	6 75 77
				FB B1 DBI L<3>	6 75 77
				FB B0 WCLK P<0>	6 75 77
				FB B0 WCLK N<0>	6 75 77
				FB B0 WCLK P<1>	6 75 77
				FB B0 WCLK N<1>	6 75 77
				FB B1 WCLK P<0>	6 75 77
				FB B1 WCLK N<0>	6 75 77
				FB B1 WCLK P<1>	6 75 77
				FB B1 WCLK N<1>	6 75 77
				FB B0 DO<7..0>	6 75 77
				FB B0 DO<15..8>	6 75 77
				FB B0 DO<23..16>	6 75 77
				FB B0 DO<31..24>	6 75 77
				FB B1 DO<7..0>	6 75 77
				FB B1 DO<15..8>	6 75 77
				FB B1 DO<23..16>	6 75 77
				FB B1 DO<31..24>	6 75 77

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	VALUE
				LVDS A CLK P	83 87
				LVDS A CLK N	83 87
				LVDS A DATA P<2..0>	83 87
				LVDS A DATA N<2..0>	83 87
				LVDS B CLK P	83 87
				LVDS B CLK N	83 87
				LVDS B DATA P<2..0>	83 87
				LVDS B DATA N<2..0>	83 87
				LVDS CONN A CLK F P	6 82
				LVDS CONN A CLK F N	6 82
				LVDS CONN B CLK F P	6 82
				LVDS CONN B CLK F N	6 82
				LVDS CONN A CLK P	82 83
				LVDS CONN A CLK N	82 83
				LVDS CONN A DATA P<2..0>	6 82 83
				LVDS CONN A DATA N<2..0>	6 82 83
				LVDS CONN B CLK P	82 83
				LVDS CONN B CLK N	82 83
				LVDS CONN B DATA P<2..0>	6 82 83
				LVDS CONN B DATA N<2..0>	6 82 83

Whistler Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	NET_NAME	VALUE
				GPU CLK27M	78 79
				GPU CLK100M	78 79
				LVDS EG A CLK P	78 87
				LVDS EG A CLK N	78 87
				LVDS EG A DATA P<2..0>	78 87
				LVDS EG A DATA N<2..0>	78 87
				NC LVDS EG A DATA P<3>	78 79
				NC LVDS EG A DATA N<3>	78 79
				LVDS EG B DATA P<2..0>	78 87
				LVDS EG B DATA N<2..0>	78 87
				NC LVDS EG B DATA P<3>	78 79
				NC LVDS EG B DATA N<3>	78 79
				DP_ML	83 84
				DP_EXTM ML C P<3..0>	83 84
				DP_EXTM ML C N<3..0>	83 84
				DP_AUX_CH	83 84
				DP_EXTM AUXCH C P	83 84
				DP_EXTM AUXCH C N	83 84
				DP_AUX_CH	8 78 83
				DP_EXTM AUXCH P	8 78 83
				DP_EXTM AUXCH N	8 78 83

SYNC MASTER=K92 MLB SYNC DATE=08/09/2010

GPU (Whistler) CONSTRAINTS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: D
 REVISION:
 BRANCH:
 PAGE: 107 OF 132
 SHEET: 97 OF 101

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_L701_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_L701_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
MEM_72D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	100 MIL	VERRIDE	VERRIDE
PCIE_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM	10 MM	VERRIDE	VERRIDE
USB_85D_OVERRIDE	TOP	VERRIDE	VERRIDE	0.1 MM	500 MIL	VERRIDE	VERRIDE
CPU_27P4S_OVERRIDE	BOTTOM	VERRIDE	VERRIDE	0.23 MM	100 MIL	VERRIDE	VERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

K91 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
ENET_100D	ENETCONN	ENETCONN	ENETCONN P<3..0>
ENET_100D	ENETCONN	ENETCONN	ENETCONN N<3..0>
SENSE_DIFFPAIR	THERM_L701_55S	THERM	CPUTHMSNS D2 P
SENSE_DIFFPAIR	THERM_L701_55S	THERM	CPUTHMSNS D2 N
SENSE_DIFFPAIR	THERM_L701_55S	THERM	CPU_THERMD P
SENSE_DIFFPAIR	THERM_L701_55S	THERM	CPU_THERMD N
SENSE_DIFFPAIR	THERM_L701_55S	THERM	GPU_THERMD P
SENSE_DIFFPAIR	THERM_L701_55S	THERM	GPU_THERMD N
SENSE_DIFFPAIR	THERM_L701_55S	THERM	GPU_TDIODE P
SENSE_DIFFPAIR	THERM_L701_55S	THERM	GPU_TDIODE N
SENSE_DIFFPAIR	USB_85D	USB	VCCSAS0 CS P
SENSE_DIFFPAIR	USB_85D	USB	VCCSAS0 CS N
SENSE_DIFFPAIR	USB_85D	USB	VCCSAISNS R P
SENSE_DIFFPAIR	USB_85D	USB	VCCSAISNS R N
SENSE_DIFFPAIR	USB_85D	USB	ISNS I1V5 S3 R P
SENSE_DIFFPAIR	USB_85D	USB	ISNS I1V5 S3 R N
SENSE_DIFFPAIR	USB_85D	USB	CPUVCCIOS0 CS P
SENSE_DIFFPAIR	USB_85D	USB	CPUVCCIOS0 CS N
SENSE_DIFFPAIR	USB_85D	USB	CPUVCCIOISNS R P
SENSE_DIFFPAIR	USB_85D	USB	CPUVCCIOISNS R N
SENSE_DIFFPAIR	USB_85D	USB	GPUISNS N
SENSE_DIFFPAIR	USB_85D	USB	GPUISNS P
SENSE_DIFFPAIR	USB_85D	USB	ISNS I1V5 S3 N
SENSE_DIFFPAIR	USB_85D	USB	ISNS I1V5 S3 P
SENSE_DIFFPAIR	USB_85D	USB	ISNS AIRPORT N
SENSE_DIFFPAIR	USB_85D	USB	ISNS AIRPORT N
SENSE_DIFFPAIR	USB_85D	USB	ISNS AIRPORT P
SENSE_DIFFPAIR	USB_85D	USB	ISNS AIRPORT P
SENSE_DIFFPAIR	USB_85D	USB	ISNS AIRPORT R N
SENSE_DIFFPAIR	USB_85D	USB	ISNS AIRPORT R P
SENSE_DIFFPAIR	USB_85D	USB	ISNS HDD N
SENSE_DIFFPAIR	USB_85D	USB	ISNS HDD P
SENSE_DIFFPAIR	USB_85D	USB	ISNS HDD R N
SENSE_DIFFPAIR	USB_85D	USB	ISNS HDD R P
SENSE_DIFFPAIR	USB_85D	USB	ISNS LCDBKLT N
SENSE_DIFFPAIR	USB_85D	USB	ISNS LCDBKLT P
SENSE_DIFFPAIR	USB_85D	USB	ISNS ODD N
SENSE_DIFFPAIR	USB_85D	USB	ISNS ODD P
SENSE_DIFFPAIR	USB_85D	USB	ISNS ODD R N
SENSE_DIFFPAIR	USB_85D	USB	ISNS ODD R P
SENSE_DIFFPAIR	USB_85D	USB	ISNS PPIV0 SOGPU P
SENSE_DIFFPAIR	USB_85D	USB	ISNS PPIV0 SOGPU N
SENSE_DIFFPAIR	USB_85D	USB	ISNS PPIV0 SOGPU R P
SENSE_DIFFPAIR	USB_85D	USB	ISNS PPIV0 SOGPU R N
SENSE_DIFFPAIR	USB_85D	USB	PPIV8 SOGPU P
SENSE_DIFFPAIR	USB_85D	USB	PPIV8 SOGPU N
SENSE_DIFFPAIR	USB_85D	USB	PPIV8 SOGPU R P
SENSE_DIFFPAIR	USB_85D	USB	PPIV8 SOGPU R N
SENSE_DIFFPAIR	USB_85D	USB	PPIV5 SOGPU P
SENSE_DIFFPAIR	USB_85D	USB	PPIV5 SOGPU N
SENSE_DIFFPAIR	USB_85D	USB	PPIV5 SOGPU R P
SENSE_DIFFPAIR	USB_85D	USB	PPIV5 SOGPU R N
SENSE_DIFFPAIR	USB_85D	USB	CPUI MVP ISNSIG P
SENSE_DIFFPAIR	USB_85D	USB	CPUI MVP ISNSIG N
SENSE_DIFFPAIR	USB_85D	USB	CPUI MVP ISNSIG R P
SENSE_DIFFPAIR	USB_85D	USB	CPUI MVP ISNSIG R N
SENSE_DIFFPAIR	USB_85D	USB	ISNS HS OTHER P
SENSE_DIFFPAIR	USB_85D	USB	ISNS HS OTHER N
SENSE_DIFFPAIR	USB_85D	USB	ISNS HS GPU P
SENSE_DIFFPAIR	USB_85D	USB	ISNS HS GPU N
SENSE_DIFFPAIR	USB_85D	USB	ISNS HS COMPUTING P
SENSE_DIFFPAIR	USB_85D	USB	ISNS HS COMPUTING N
SENSE_DIFFPAIR	USB_85D	USB	CPUI MVP ISNS P
SENSE_DIFFPAIR	USB_85D	USB	CPUI MVP ISNS N
AUDIODIFF	AUDIODIFF	AUDIO	AUD LO1 R P
AUDIODIFF	AUDIODIFF	AUDIO	AUD LO1 R N
AUDIODIFF	AUDIODIFF	AUDIO	AUD LO2 L P
AUDIODIFF	AUDIODIFF	AUDIO	AUD LO2 L N
AUDIODIFF	AUDIODIFF	AUDIO	AUD LO2 R P
AUDIODIFF	AUDIODIFF	AUDIO	AUD LO2 R N
AUDIODIFF	AUDIODIFF	AUDIO	AUD SPKRAMP LIN P
AUDIODIFF	AUDIODIFF	AUDIO	AUD SPKRAMP LIN N
AUDIODIFF	AUDIODIFF	AUDIO	AUD SPKRAMP RIN P
AUDIODIFF	AUDIODIFF	AUDIO	AUD SPKRAMP RIN N
AUDIODIFF	AUDIODIFF	AUDIO	AUD SPKRAMP SUBIN P
AUDIODIFF	AUDIODIFF	AUDIO	AUD SPKRAMP SUBIN N

K91 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN P
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN N
	IT01_DIFFPAIR		CHGR CSI R P
	IT01_DIFFPAIR		CHGR CSI R N
	IT01_DIFFPAIR		CHGR CSO R P
	IT01_DIFFPAIR		CHGR CSO R N
(USB_EXTN)	USB_85D	USB	USB2_EXTN_MUXED P
(USB_EXTN)	USB_85D	USB	USB2_EXTN_MUXED N
(USB_EXTN)	USB_85D	USB	USB2_LTI P
(USB_EXTN)	USB_85D	USB	USB2_LTI N
	USB_85D	USB	CONN_USB2_BT P
	USB_85D	USB	CONN_USB2_BT N
	USB_85D	USB	USB_LT2 P
	USB_85D	USB	USB_LT2 N
AUDIODIFF	AUDIODIFF	AUDIO	SSM2375L P
AUDIODIFF	AUDIODIFF	AUDIO	SSM2375L N
AUDIODIFF	AUDIODIFF	AUDIO	SSM2375R P
AUDIODIFF	AUDIODIFF	AUDIO	SSM2375R N
AUDIODIFF	AUDIODIFF	AUDIO	SSM2375S P
AUDIODIFF	AUDIODIFF	AUDIO	SSM2375S N
	DIFFPAIR	AUDIO	SPKRCONN L_OUT P
	DIFFPAIR	AUDIO	SPKRCONN L_OUT N
	DIFFPAIR	AUDIO	SPKRCONN R_OUT P
	DIFFPAIR	AUDIO	SPKRCONN R_OUT N
	DIFFPAIR	AUDIO	SPKRCONN S_OUT P
	DIFFPAIR	AUDIO	SPKRCONN S_OUT N
	USB_85D	USB	USB_TPAD R P
	USB_85D	USB	USB_TPAD R N
	SB_POWER		PP3V3_S5
	SB_POWER		PP3V3_S0
	SB_POWER		PP1V5_S3RS0
	GND		GND

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

SYNC_MASTER=K18_MLB SYNC_DATE=04/27/2010

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: D

REVISION: _____

BRANCH: _____

PAGE: 108 OF 132

SHEET: 98 OF 101

K91 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM	0.200 MM	0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM	0.160 MM	0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM	0.190 MM	0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM	0.230 MM	0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM	0.220 MM	0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM	0.330 MM	0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	109 OF 132
		SHEET	99 OF 101



SYNC MASTER=K91 DINESH		SYNC DATE=08/06/2011	
PAGE TITLE			
DEBUG SENSORS AND ADC		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		130 OF 132	
SHEET		100 OF 101	



SYNC MASTER=K91 DINESH		SYNC DATE=08/18/2011	
Power Supplies BIST			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			132 OF 132
		SHEET	101 OF 101