

Mullet

M1 MLB

DVT Build - 12/02/2005

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
12		412764	ENGINEERING RELEASE	12/03/05	

- ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	11/16/2005
8	8	CPU 2 OF 2-PWR/GND	M42	11/16/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISC1-TEMP SENSOR	M42	10/07/2005
11	11	CPU ITP700FLEX DEBUG	M42	10/12/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21	SB: 1 OF 4	M38	11/16/2005
22	22	SB: 2 OF 4	(M38)	09/08/2005
23	23	SB: 3 OF 4	M38	11/16/2005
24	24	SB: 4 OF 4	M38	11/16/2005
25	25	SB Decoupling	M42	11/16/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	10/12/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	10/12/2005
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	43	Yukon Power Control	(MASTER)	(MASTER)
40	44	FIREWIRE CONTROLLER	(M42)	08/29/2005
41	45	FireWire Port Power	(MASTER)	(MASTER)


Page	(.csa)	Contents	Sync	Date
42	46	FireWire Ports	(MASTER)	(MASTER)
43	49	Internal USB Connections	(MASTER)	(MASTER)
44	52	External USB Connector	(MASTER)	(MASTER)
45	55	Left I/O Board Connector	(MASTER)	(MASTER)
46	57	PCI-E Connections	(MASTER)	(MASTER)
47	58	SMC	M38	10/07/2005
48	59	SMC Support	(MASTER)	(MASTER)
49	60	LPC+ Debug Connector	M42	07/20/2005
50	61	Thermal Sensors	(MASTER)	(MASTER)
51	62	Current & Voltage Sensing	(MASTER)	(MASTER)
52	63	SPI BOOTROM	M42	11/16/2005
53	64	ALS Support	(MASTER)	(MASTER)
54	65	Fan Connectors	(MASTER)	(MASTER)
55	66	Sudden Motion Sensor (SMS)	(MASTER)	(MASTER)
56	67	TPM	M38	11/16/2005
57	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
58	76	5V / 1.5V Power Supply	(MASTER)	(MASTER)
59	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
60	78	1.8V Supply	(MASTER)	(MASTER)
61	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
62	80	3.3V G3Hot Supply & Power Control	(MASTER)	(MASTER)
63	81	Power Aliases	(MASTER)	(MASTER)
64	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	98	M1 Specific Connectors	(MASTER)	(MASTER)
77	99	LVDS Interface Pull-downs	(MASTER)	(MASTER)
78	100	Revision History	N/A	N/A
79	104	M1 Net Properties	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-6941	1	SCHEM,MULLET,M1	SCH	CRITICAL	
820-1881	1	PCBF,MULLET,M1	PCB	CRITICAL	PCB_THICK
920-0342	1	PCBF,MULLET_THIN,M1	PCB	CRITICAL	PCB_THIN

DRAWING
TITLE=MULLET
ABBREV=DRAWING
LAST_MODIFIED=Fri Dec 2 23:03:42 2005

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPFER	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	
THIRD ANGLE PROJECTION		DRAWING NUMBER		REV. 12	
		051-6941		SHT 1 OF 104	



System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHT 2	OF 104



Power Block Diagram
 SYNC_MASTER=N/A SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	3	104	

8	7	6	5	4	3	2	1																																																																					
"Better" BOMs <table border="1"> <thead> <tr> <th>BOM NUMBER</th> <th>BOM NAME</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>630-7401</td> <td>PCBA,MULLET_BTR, HY128, M1</td> <td>075-0139, 075-0140, 075-0154, EEE_UNH</td> </tr> <tr> <td>630-7403</td> <td>PCBA,MULLET_BTR, SAM128, M1</td> <td>075-0139, 075-0140, 075-0156, EEE_UNK</td> </tr> </tbody> </table>			BOM NUMBER	BOM NAME	BOM OPTIONS	630-7401	PCBA,MULLET_BTR, HY128, M1	075-0139, 075-0140, 075-0154, EEE_UNH	630-7403	PCBA,MULLET_BTR, SAM128, M1	075-0139, 075-0140, 075-0156, EEE_UNK	"LeMenu Stage #1" Parts <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>338S0268</td><td>1</td><td>IC,FW32306,1394A LINK,BGA,129P</td><td>U4400</td><td>CRITICAL</td><td>LEMENU_STAGE1</td></tr> <tr><td>338S0270</td><td>1</td><td>IC,88E8053,GIGABIT ENET XCVR,64P QFN, NO</td><td>U4101</td><td>CRITICAL</td><td>LEMENU_STAGE1</td></tr> <tr><td>338S0274</td><td>1</td><td>IC,SMC,HS8/2116</td><td>U5800</td><td>CRITICAL</td><td>LEMENU_STAGE1</td></tr> <tr><td>338S0309</td><td>1</td><td>IC,ATI,M56P,GRPHSCTRL,880BGA,LF</td><td>U8400</td><td>CRITICAL</td><td>LEMENU_STAGE1</td></tr> <tr><td>341S1797</td><td>1</td><td>IC,EEPROM,SERIAL IIC,8KBIT,SO8</td><td>U4102</td><td>CRITICAL</td><td>LEMENU_STAGE1</td></tr> <tr><td>341S1812</td><td>1</td><td>IC,EFI,BOOTROM DEVELOPMENT,M1</td><td>U6301</td><td>CRITICAL</td><td>BOOTROM_DEVEL</td></tr> <tr><td>341S1813</td><td>1</td><td>IC,EFI,BOOTROM FINAL,M1</td><td>U6301</td><td>CRITICAL</td><td>BOOTROM_FINAL</td></tr> <tr><td>353S1235</td><td>1</td><td>IC,CPU VOLTAGE REGULATOR,IMVP,TWO PHASE</td><td>U7530</td><td>CRITICAL</td><td>LEMENU_STAGE1</td></tr> <tr><td>359S0101</td><td>1</td><td>IC,CY28445-5,CLOCK GEN,68PIN QFN</td><td>U3301</td><td>CRITICAL</td><td>LEMENU_STAGE1</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	338S0268	1	IC,FW32306,1394A LINK,BGA,129P	U4400	CRITICAL	LEMENU_STAGE1	338S0270	1	IC,88E8053,GIGABIT ENET XCVR,64P QFN, NO	U4101	CRITICAL	LEMENU_STAGE1	338S0274	1	IC,SMC,HS8/2116	U5800	CRITICAL	LEMENU_STAGE1	338S0309	1	IC,ATI,M56P,GRPHSCTRL,880BGA,LF	U8400	CRITICAL	LEMENU_STAGE1	341S1797	1	IC,EEPROM,SERIAL IIC,8KBIT,SO8	U4102	CRITICAL	LEMENU_STAGE1	341S1812	1	IC,EFI,BOOTROM DEVELOPMENT,M1	U6301	CRITICAL	BOOTROM_DEVEL	341S1813	1	IC,EFI,BOOTROM FINAL,M1	U6301	CRITICAL	BOOTROM_FINAL	353S1235	1	IC,CPU VOLTAGE REGULATOR,IMVP,TWO PHASE	U7530	CRITICAL	LEMENU_STAGE1	359S0101	1	IC,CY28445-5,CLOCK GEN,68PIN QFN	U3301	CRITICAL	LEMENU_STAGE1
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																										
630-7401	PCBA,MULLET_BTR, HY128, M1	075-0139, 075-0140, 075-0154, EEE_UNH																																																																										
630-7403	PCBA,MULLET_BTR, SAM128, M1	075-0139, 075-0140, 075-0156, EEE_UNK																																																																										
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																							
338S0268	1	IC,FW32306,1394A LINK,BGA,129P	U4400	CRITICAL	LEMENU_STAGE1																																																																							
338S0270	1	IC,88E8053,GIGABIT ENET XCVR,64P QFN, NO	U4101	CRITICAL	LEMENU_STAGE1																																																																							
338S0274	1	IC,SMC,HS8/2116	U5800	CRITICAL	LEMENU_STAGE1																																																																							
338S0309	1	IC,ATI,M56P,GRPHSCTRL,880BGA,LF	U8400	CRITICAL	LEMENU_STAGE1																																																																							
341S1797	1	IC,EEPROM,SERIAL IIC,8KBIT,SO8	U4102	CRITICAL	LEMENU_STAGE1																																																																							
341S1812	1	IC,EFI,BOOTROM DEVELOPMENT,M1	U6301	CRITICAL	BOOTROM_DEVEL																																																																							
341S1813	1	IC,EFI,BOOTROM FINAL,M1	U6301	CRITICAL	BOOTROM_FINAL																																																																							
353S1235	1	IC,CPU VOLTAGE REGULATOR,IMVP,TWO PHASE	U7530	CRITICAL	LEMENU_STAGE1																																																																							
359S0101	1	IC,CY28445-5,CLOCK GEN,68PIN QFN	U3301	CRITICAL	LEMENU_STAGE1																																																																							
"Best" BOMs <table border="1"> <thead> <tr> <th>BOM NUMBER</th> <th>BOM NAME</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>630-7429</td> <td>PCBA,MULLET_BST,SAM128,M1</td> <td>075-0139,075-0171,075-0156,EEE_UR8</td> </tr> <tr> <td>630-7430</td> <td>PCBA,MULLET_BST, HY128, M1</td> <td>075-0139,075-0171,075-0154,EEE_UR9</td> </tr> <tr> <td>630-7254</td> <td>PCBA,MULLET_BST, SAM256, M1</td> <td>075-0139,075-0171,075-0138,EEE_TYY</td> </tr> <tr> <td>630-7402</td> <td>PCBA,MULLET_BST, HY256, M1</td> <td>075-0139,075-0171,075-0155,EEE_UNJ</td> </tr> </tbody> </table>			BOM NUMBER	BOM NAME	BOM OPTIONS	630-7429	PCBA,MULLET_BST,SAM128,M1	075-0139,075-0171,075-0156,EEE_UR8	630-7430	PCBA,MULLET_BST, HY128, M1	075-0139,075-0171,075-0154,EEE_UR9	630-7254	PCBA,MULLET_BST, SAM256, M1	075-0139,075-0171,075-0138,EEE_TYY	630-7402	PCBA,MULLET_BST, HY256, M1	075-0139,075-0171,075-0155,EEE_UNJ	"LeMenu Stage #2" Parts <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr> <td>341S1789</td> <td>1</td> <td>IC, TPM, 28-PIN TSSOP</td> <td>U6700</td> <td>CRITICAL</td> <td>LEMENU_STAGE2</td> </tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	LEMENU_STAGE2																																										
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																										
630-7429	PCBA,MULLET_BST,SAM128,M1	075-0139,075-0171,075-0156,EEE_UR8																																																																										
630-7430	PCBA,MULLET_BST, HY128, M1	075-0139,075-0171,075-0154,EEE_UR9																																																																										
630-7254	PCBA,MULLET_BST, SAM256, M1	075-0139,075-0171,075-0138,EEE_TYY																																																																										
630-7402	PCBA,MULLET_BST, HY256, M1	075-0139,075-0171,075-0155,EEE_UNJ																																																																										
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																							
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	LEMENU_STAGE2																																																																							
Phantom BOMs <table border="1"> <thead> <tr> <th>BOM NUMBER</th> <th>BOM NAME</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>075-0139</td> <td>PROJ_PTS,MULLET,M1</td> <td>COMMON,M1_COMMON,M1_DEBUG,PROJ_PROTOEVTDVT</td> </tr> <tr> <td>075-0140</td> <td>LE_MENU,MULLET_BTR,M1</td> <td>CPU_BTR,LEMENU_PROTOEVTDVT</td> </tr> <tr> <td>075-0171</td> <td>LE_MENU,MULLET_BST,M1</td> <td>CPU_BST,LEMENU_PROTOEVTDVT</td> </tr> <tr> <td>075-0156</td> <td>128SAM,MULLET,M1</td> <td>VRAM_128_SAMSUNG</td> </tr> <tr> <td>075-0154</td> <td>128HY,MULLET,M1</td> <td>GPU_MEM_HYNIX,VRAM_128_HYNIX</td> </tr> <tr> <td>075-0138</td> <td>256SAM,MULLET,M1</td> <td>GPU_MEM_256M,VRAM_256_SAMSUNG</td> </tr> <tr> <td>075-0155</td> <td>256HY,MULLET,M1</td> <td>GPU_MEM_256M,GPU_MEM_HYNIX,VRAM_256_HYNIX</td> </tr> </tbody> </table>			BOM NUMBER	BOM NAME	BOM OPTIONS	075-0139	PROJ_PTS,MULLET,M1	COMMON,M1_COMMON,M1_DEBUG,PROJ_PROTOEVTDVT	075-0140	LE_MENU,MULLET_BTR,M1	CPU_BTR,LEMENU_PROTOEVTDVT	075-0171	LE_MENU,MULLET_BST,M1	CPU_BST,LEMENU_PROTOEVTDVT	075-0156	128SAM,MULLET,M1	VRAM_128_SAMSUNG	075-0154	128HY,MULLET,M1	GPU_MEM_HYNIX,VRAM_128_HYNIX	075-0138	256SAM,MULLET,M1	GPU_MEM_256M,VRAM_256_SAMSUNG	075-0155	256HY,MULLET,M1	GPU_MEM_256M,GPU_MEM_HYNIX,VRAM_256_HYNIX	"LeMenu Stage #3" Parts <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>337S3267</td><td>1</td><td>IC,M1 BTR,479 BGA</td><td>U0700</td><td>CRITICAL</td><td>CPU_BTR</td></tr> <tr><td>337S3268</td><td>1</td><td>IC,M1 BST,479 BGA</td><td>U0700</td><td>CRITICAL</td><td>CPU_BST</td></tr> <tr><td>338S0269</td><td>1</td><td>IC,945GM,SOUTHBRIDGE</td><td>U1200</td><td>CRITICAL</td><td>LEMENU_STAGE3</td></tr> <tr><td>343S0385</td><td>1</td><td>IC,SB,652BGA</td><td>U2100</td><td>CRITICAL</td><td>LEMENU_STAGE3</td></tr> </tbody> </table>					PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3267	1	IC,M1 BTR,479 BGA	U0700	CRITICAL	CPU_BTR	337S3268	1	IC,M1 BST,479 BGA	U0700	CRITICAL	CPU_BST	338S0269	1	IC,945GM,SOUTHBRIDGE	U1200	CRITICAL	LEMENU_STAGE3	343S0385	1	IC,SB,652BGA	U2100	CRITICAL	LEMENU_STAGE3															
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																										
075-0139	PROJ_PTS,MULLET,M1	COMMON,M1_COMMON,M1_DEBUG,PROJ_PROTOEVTDVT																																																																										
075-0140	LE_MENU,MULLET_BTR,M1	CPU_BTR,LEMENU_PROTOEVTDVT																																																																										
075-0171	LE_MENU,MULLET_BST,M1	CPU_BST,LEMENU_PROTOEVTDVT																																																																										
075-0156	128SAM,MULLET,M1	VRAM_128_SAMSUNG																																																																										
075-0154	128HY,MULLET,M1	GPU_MEM_HYNIX,VRAM_128_HYNIX																																																																										
075-0138	256SAM,MULLET,M1	GPU_MEM_256M,VRAM_256_SAMSUNG																																																																										
075-0155	256HY,MULLET,M1	GPU_MEM_256M,GPU_MEM_HYNIX,VRAM_256_HYNIX																																																																										
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																							
337S3267	1	IC,M1 BTR,479 BGA	U0700	CRITICAL	CPU_BTR																																																																							
337S3268	1	IC,M1 BST,479 BGA	U0700	CRITICAL	CPU_BST																																																																							
338S0269	1	IC,945GM,SOUTHBRIDGE	U1200	CRITICAL	LEMENU_STAGE3																																																																							
343S0385	1	IC,SB,652BGA	U2100	CRITICAL	LEMENU_STAGE3																																																																							
BOMOPTION Groups <table border="1"> <thead> <tr> <th>BOM GROUP</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>M1_COMMON</td> <td>M1_COMMON1,M1_COMMON2,M1_COMMON3</td> </tr> <tr> <td>M1_COMMON1</td> <td>ENETPWR_S3AC,GPU_BB_CTL,GPUTHM_A_GPU,HSTHMSNS_HAS,INVERTER_BUF</td> </tr> <tr> <td>M1_COMMON2</td> <td>KBDLED_HAS,LVDS_PD,MEMVREF_S3,MEMVTT_EN_PU,PCB_THICK</td> </tr> <tr> <td>M1_COMMON3</td> <td>RTUSB_ESD,USB_C_OC_PU,USB_D_OC_PU,USB_E_OC_PU,USB_G_OC_PU</td> </tr> <tr> <td>M1_DEBUG</td> <td>DEVELOPMENT,ITP,LPCPLUS</td> </tr> </tbody> </table>			BOM GROUP	BOM OPTIONS	M1_COMMON	M1_COMMON1,M1_COMMON2,M1_COMMON3	M1_COMMON1	ENETPWR_S3AC,GPU_BB_CTL,GPUTHM_A_GPU,HSTHMSNS_HAS,INVERTER_BUF	M1_COMMON2	KBDLED_HAS,LVDS_PD,MEMVREF_S3,MEMVTT_EN_PU,PCB_THICK	M1_COMMON3	RTUSB_ESD,USB_C_OC_PU,USB_D_OC_PU,USB_E_OC_PU,USB_G_OC_PU	M1_DEBUG	DEVELOPMENT,ITP,LPCPLUS	LeMenu Stage Mappings <table border="1"> <thead> <tr> <th>BOM GROUP</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>LEMENU_LOCALPROTO</td> <td>BOOTROM_DEVEL,LEMENU_STAGE1,LEMENU_STAGE2,LEMENU_STAGE3</td> </tr> <tr> <td>LEMENU_PROTOEVTDVT</td> <td>LEMENU_STAGE2,LEMENU_STAGE3</td> </tr> <tr> <td>PROJ_PROTOEVTDVT</td> <td>BOOTROM_DEVEL,LEMENU_STAGE1</td> </tr> <tr> <td>LEMENU_PVTRAMP</td> <td>LEMENU_STAGE3</td> </tr> <tr> <td>PROJ_PVTRAMP</td> <td>BOOTROM_FINAL,LEMENU_STAGE1,LEMENU_STAGE2</td> </tr> </tbody> </table>					BOM GROUP	BOM OPTIONS	LEMENU_LOCALPROTO	BOOTROM_DEVEL,LEMENU_STAGE1,LEMENU_STAGE2,LEMENU_STAGE3	LEMENU_PROTOEVTDVT	LEMENU_STAGE2,LEMENU_STAGE3	PROJ_PROTOEVTDVT	BOOTROM_DEVEL,LEMENU_STAGE1	LEMENU_PVTRAMP	LEMENU_STAGE3	PROJ_PVTRAMP	BOOTROM_FINAL,LEMENU_STAGE1,LEMENU_STAGE2																																													
BOM GROUP	BOM OPTIONS																																																																											
M1_COMMON	M1_COMMON1,M1_COMMON2,M1_COMMON3																																																																											
M1_COMMON1	ENETPWR_S3AC,GPU_BB_CTL,GPUTHM_A_GPU,HSTHMSNS_HAS,INVERTER_BUF																																																																											
M1_COMMON2	KBDLED_HAS,LVDS_PD,MEMVREF_S3,MEMVTT_EN_PU,PCB_THICK																																																																											
M1_COMMON3	RTUSB_ESD,USB_C_OC_PU,USB_D_OC_PU,USB_E_OC_PU,USB_G_OC_PU																																																																											
M1_DEBUG	DEVELOPMENT,ITP,LPCPLUS																																																																											
BOM GROUP	BOM OPTIONS																																																																											
LEMENU_LOCALPROTO	BOOTROM_DEVEL,LEMENU_STAGE1,LEMENU_STAGE2,LEMENU_STAGE3																																																																											
LEMENU_PROTOEVTDVT	LEMENU_STAGE2,LEMENU_STAGE3																																																																											
PROJ_PROTOEVTDVT	BOOTROM_DEVEL,LEMENU_STAGE1																																																																											
LEMENU_PVTRAMP	LEMENU_STAGE3																																																																											
PROJ_PVTRAMP	BOOTROM_FINAL,LEMENU_STAGE1,LEMENU_STAGE2																																																																											
Phantom BOM #'s <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>075-0138</td><td>1</td><td>256SAM,B13,MULLET,M1</td><td>BOM3</td><td>CRITICAL</td><td>075-0138</td></tr> <tr><td>075-0139</td><td>1</td><td>PROJ_PTS,MULLET,M1</td><td>BOM1</td><td>CRITICAL</td><td>075-0139</td></tr> <tr><td>075-0140</td><td>1</td><td>LE_MENU,MULLET_BTR,M1</td><td>BOM2</td><td>CRITICAL</td><td>075-0140</td></tr> <tr><td>075-0154</td><td>1</td><td>128HY,MULLET,M1</td><td>BOM3</td><td>CRITICAL</td><td>075-0154</td></tr> <tr><td>075-0155</td><td>1</td><td>256HY,MULLET,M1</td><td>BOM3</td><td>CRITICAL</td><td>075-0155</td></tr> <tr><td>075-0156</td><td>1</td><td>128SAM,MULLET,M1</td><td>BOM3</td><td>CRITICAL</td><td>075-0156</td></tr> <tr><td>075-0171</td><td>1</td><td>LE_MENU,MULLET_BST,M1</td><td>BOM2</td><td>CRITICAL</td><td>075-0171</td></tr> </tbody> </table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	075-0138	1	256SAM,B13,MULLET,M1	BOM3	CRITICAL	075-0138	075-0139	1	PROJ_PTS,MULLET,M1	BOM1	CRITICAL	075-0139	075-0140	1	LE_MENU,MULLET_BTR,M1	BOM2	CRITICAL	075-0140	075-0154	1	128HY,MULLET,M1	BOM3	CRITICAL	075-0154	075-0155	1	256HY,MULLET,M1	BOM3	CRITICAL	075-0155	075-0156	1	128SAM,MULLET,M1	BOM3	CRITICAL	075-0156	075-0171	1	LE_MENU,MULLET_BST,M1	BOM2	CRITICAL	075-0171	The number of parts managed as Le Menu decreases as a project progresses. The above stages and build settings are per 8/25 strategy statement.																									
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																							
075-0138	1	256SAM,B13,MULLET,M1	BOM3	CRITICAL	075-0138																																																																							
075-0139	1	PROJ_PTS,MULLET,M1	BOM1	CRITICAL	075-0139																																																																							
075-0140	1	LE_MENU,MULLET_BTR,M1	BOM2	CRITICAL	075-0140																																																																							
075-0154	1	128HY,MULLET,M1	BOM3	CRITICAL	075-0154																																																																							
075-0155	1	256HY,MULLET,M1	BOM3	CRITICAL	075-0155																																																																							
075-0156	1	128SAM,MULLET,M1	BOM3	CRITICAL	075-0156																																																																							
075-0171	1	LE_MENU,MULLET_BST,M1	BOM2	CRITICAL	075-0171																																																																							
Bar Code Label / EEE #'s <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:TYY]</td><td>CRITICAL</td><td>EEE_TYY</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:UNH]</td><td>CRITICAL</td><td>EEE_UNH</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:UNJ]</td><td>CRITICAL</td><td>EEE_UNJ</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:UNK]</td><td>CRITICAL</td><td>EEE_UNK</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:UR8]</td><td>CRITICAL</td><td>EEE_UR8</td></tr> <tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:UR9]</td><td>CRITICAL</td><td>EEE_UR9</td></tr> </tbody> </table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:TYY]	CRITICAL	EEE_TYY	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UNH]	CRITICAL	EEE_UNH	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UNJ]	CRITICAL	EEE_UNJ	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UNK]	CRITICAL	EEE_UNK	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UR8]	CRITICAL	EEE_UR8	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UR9]	CRITICAL	EEE_UR9	M1,BST,SAM256 M1,BTR,HY128 M1,BST,HY256 M1,BTR,SAM128 M1,BST,SAM128 M1,BST,HY128																															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																							
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:TYY]	CRITICAL	EEE_TYY																																																																							
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UNH]	CRITICAL	EEE_UNH																																																																							
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UNJ]	CRITICAL	EEE_UNJ																																																																							
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UNK]	CRITICAL	EEE_UNK																																																																							
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UR8]	CRITICAL	EEE_UR8																																																																							
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UR9]	CRITICAL	EEE_UR9																																																																							
Module Parts <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr><td>333S0354</td><td>4</td><td>IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA</td><td>U8900,U8950,U9000,U9050</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr> <tr><td>333S0350</td><td>4</td><td>IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA</td><td>U8900,U8950,U9000,U9050</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr> <tr><td>333S0358</td><td>4</td><td>IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA</td><td>U8900,U8950,U9000,U9050</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr> <tr><td>333S0351</td><td>4</td><td>IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA</td><td>U8900,U8950,U9000,U9050</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr> </tbody> </table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	333S0354	4	IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_128_SAMSUNG	333S0350	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_256_SAMSUNG	333S0358	4	IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_128_HYNIX	333S0351	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_256_HYNIX																																												
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																							
333S0354	4	IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_128_SAMSUNG																																																																							
333S0350	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_256_SAMSUNG																																																																							
333S0358	4	IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_128_HYNIX																																																																							
333S0351	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_256_HYNIX																																																																							
			<table border="1"> <tr> <td colspan="3" style="text-align: center;">BOM Configuration</td> </tr> <tr> <td>SYNC_MASTER=N/A</td> <td colspan="2">SYNC_DATE=N/A</td> </tr> <tr> <td colspan="3" style="text-align: center;">NOTICE OF PROPRIETARY PROPERTY</td> </tr> <tr> <td colspan="3"> <small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small> </td> </tr> <tr> <td colspan="3"> <small>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</small> </td> </tr> <tr> <td colspan="3"> <small>II NOT TO REPRODUCE OR COPY IT</small> </td> </tr> <tr> <td colspan="3"> <small>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</small> </td> </tr> </table>					BOM Configuration			SYNC_MASTER=N/A	SYNC_DATE=N/A		NOTICE OF PROPRIETARY PROPERTY			<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small>			<small>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</small>			<small>II NOT TO REPRODUCE OR COPY IT</small>			<small>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</small>																																																		
BOM Configuration																																																																												
SYNC_MASTER=N/A	SYNC_DATE=N/A																																																																											
NOTICE OF PROPRIETARY PROPERTY																																																																												
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small>																																																																												
<small>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</small>																																																																												
<small>II NOT TO REPRODUCE OR COPY IT</small>																																																																												
<small>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</small>																																																																												
			<table border="1"> <tr> <td rowspan="2" style="text-align: center;">APPLE COMPUTER INC.</td> <td>SCALE</td> <td>DRAWING NUMBER</td> <td>REV.</td> </tr> <tr> <td>NONE</td> <td>D 051-6941</td> <td>12</td> </tr> <tr> <td colspan="2"></td> <td>SHT</td> <td>OF</td> </tr> <tr> <td colspan="2"></td> <td>4</td> <td>104</td> </tr> </table>					APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.	NONE	D 051-6941	12			SHT	OF			4	104																																																						
APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.																																																																									
	NONE	D 051-6941	12																																																																									
		SHT	OF																																																																									
		4	104																																																																									
8	7	6	www.vinafix.vn		3	2	1																																																																					

Functional Test Points

Power Supply NO_TESTs

NO_TEST	EXPOSED_VIA		
TRUE		IMVP6_RBIAS	57
TRUE		IMVP6_COMP	57
TRUE		P5VS5_RUNSS	58 62
TRUE		P1V5S0_RUNSS	58 62
TRUE		P2V5S3_MODE	59
TRUE		P2V5S3_SHDNRT	59
TRUE		P1V2S3_RT	59
TRUE		P1V2S3_RUNSS	39 59
TRUE		P1V8S3_COMP	60
TRUE		P1V8S3_FSET	60
TRUE		P3V3S5_COMP	61
TRUE		P3V3S5_FSET	61
TRUE		P1V05S0_COMP	61
TRUE		P1V05S0_FSET	61
TRUE		P3V42G3H_FB	62
TRUE		GPUVCORE_COMP	66
TRUE		GPUVCORE_FSET	66
TRUE		GPUBBP_ADJ	66

CPU FSB NO_TESTs

NO_TEST	EXPOSED_VIA		
TRUE		FSB_A_L<31..3>	7 12 79
TRUE		FSB_ADS_L	7 12 79
TRUE	TRUE	FSB_ADSTB_L<1..0>	7 12 79
TRUE		FSB_BNR_L	7 12 79
TRUE		FSB_BREQ0_L	7 12 79
TRUE		FSB_D_L<63..0>	7 12 79
TRUE		FSB_DBSY_L	7 12 79
TRUE	TRUE	FSB_DINV_L<3..0>	7 12 79
TRUE		FSB_DRDY_L	7 12 79
TRUE	TRUE	FSB_DSTBN_L<3..0>	7 12 79
TRUE	TRUE	FSB_DSTBP_L<3..0>	7 12 79
TRUE		FSB_HIT_L	7 12 79
TRUE		FSB_HITM_L	7 12 79
TRUE		FSB_LOCK_L	7 12 79
TRUE		FSB_REQ_L<4..0>	7 12 79

EXPOSED_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

Misc EXPOSED_VIA Nets

EXPOSED_VIA			
TRUE		DMI_N2S_P<1..0>	14 22
TRUE		DMI_N2S_N<1..0>	14 22
TRUE		SB_CLK100M_SATA_P	21 34
TRUE		SB_CLK100M_SATA_N	21 34

Fan Connectors

FUNC_TEST		
	=PP5V_S0_FAN_LT	54 63
	FAN_LT_PWM	54
	FAN_LT_TACH	54
	FAN_RT_PWM	54
	FAN_RT_TACH	54

FUNC_TEST property removed since these test points are not on the proper side for Functional Test points.

LPC+ Debug Connector

FUNC_TEST		
TRUE	=PP3V3_S5_LPCPLUS	49 63
TRUE	=PP5V_S0_LPCPLUS	49 63
TRUE	LPC_AD<0>	21 47 49 56
TRUE	LPC_AD<1>	21 47 49 56
TRUE	LPC_FRAME_L	21 47 49 56
TRUE	PM_CLKRUN_L	23 40 47 49 56
TRUE	BOOT_LPC_SPI_L	22 47 49
TRUE	SMC_TMS	47 48 49
TRUE	DEBUG_RST_L	26 49
TRUE	SMC_TRST_L	47 49
TRUE	SMC_TDO	47 48 49
TRUE	SMC_MD1	47 49
TRUE	SMC_TX_L	47 48 49
TRUE	FWH_INIT_L	21 48 49
TRUE	PCI_CLK_PORT80_LPC	34 49
TRUE	LPC_AD<2>	21 47 49 56
TRUE	LPC_AD<3>	21 47 49 56
TRUE	INT_SERIRQ	23 47 49 56
TRUE	PM_SUS_STAT_L	23 47 48 49 56
TRUE	SMC_TDI	47 48 49
TRUE	SMC_TCK	47 48 49
TRUE	SMC_RST_L	47 48 49
TRUE	SMC_NMI	47 49
TRUE	SMC_RX_L	47 48 49
TRUE	SV_SET_UP	23 49

Left ALS Connector

FUNC_TEST		
TRUE	=PP3V3_S3_LTALS	63 76
TRUE	ALS_GAIN	6 47 76
TRUE	LTALS_OUT	53 76
TRUE	GND\g	

Camera Connector

FUNC_TEST		
TRUE	=PP5V_S3_CAMERA	43 63
TRUE	=USB2_CAMERA_N	4 43
TRUE	=USB2_CAMERA_P	6 43
TRUE	=SMBUS_ATS_SDA	27 43
TRUE	=SMBUS_ATS_SCL	27 43
TRUE	GND\g	

Thermal Diode Connectors

FUNC_TEST		
TRUE	HSTHMSNS_DX_P	50
TRUE	HSTHMSNS_DX_N	50
TRUE	RSFSTHMSNS_D_P	50
TRUE	RSFSTHMSNS_D_N	50

Other Func Test Points

FUNC_TEST		
TRUE	=PP1V05_S0_REG	51 61 63
TRUE	PM_SYSRST_L	23 26 47
TRUE	SMC_ONOFF_L	43 47 48 51

Current Sense Calibration

FUNC_TEST		
TRUE	ISENSE_CAL_EN	
TRUE	=PP5V_S0_ISENSECAL	
TRUE	PP1V8_S3_REG	63
TRUE	PP1V5_S0_REG	63
TRUE	PPVCORE_S0_GPU	63
TRUE	PPVCORE_S0_CPU	63
TRUE	GND\g	

2 TPs per

= 8 TPs, 2 with each of above TP pairs

Battery Digital Connector

FUNC_TEST		
TRUE	SMC_BS_ALERT_L	47 48 64
TRUE	=SMBUS_BATT_SCL	27 64
TRUE	=SMBUS_BATT_SDA	27 64
TRUE	GND_BATT	64

Left I/O Data Connector

FUNC_TEST		
TRUE	=PP1V5_S0_LIO	45 63
TRUE	=PPDCIN_G3H_LIO	45 63
TRUE	=PP5V_S5_LIO	45 63
TRUE	=PP3V42_G3H_LIO	45 63
TRUE	PP5V_S0_AUDIO_PWR	45
TRUE	PP5V_S0_AUDIO	45
TRUE	GND_AUDIO_PWR	45
TRUE	GND_AUDIO	45
TRUE	ACZ_SDATAIN<0>	21 45 79
TRUE	ACZ_SDATAOUT	21 45 79
TRUE	ACZ_BITCLK	21 45 79
TRUE	ACZ_RST_L	21 45 79
TRUE	EXCARD_OC_L	6 45 48
TRUE	LTUSB_OC_L	6 45
TRUE	LIO_BATT_ISENSE	45 51
TRUE	SMC_SYS_ISET	45 47
TRUE	SMC_BATT_ISET	45 47
TRUE	SMC_BATT_CHG_EN	45 47 48
TRUE	SMC_BC_ACOK	45 47 48
TRUE	SMC_ADAPTER_EN	45 47 48
TRUE	LIO_P3V3S0_EN_L	45 51
TRUE	LIO_DCN_ISENSE	45 51
TRUE	LIO_P3V3S3_EN	45 62
TRUE	SMC_BATT_TRICKLE_EN_L	45 47 48
TRUE	SYS_ONEWIRE	45 47 48
TRUE	MINI_CLKREQ_L	34 45
TRUE	SMC_EXCARD_CP	45 47 48
TRUE	EXCARD_CLKREQ_L	34 45
TRUE	SMC_EXCARD_PWR_EN	45 47
TRUE	LIO_PLT_RESET_L	26 45
TRUE	ACZ_SYNC	21 45 79
TRUE	=USB2_LT_N	6 45
TRUE	=USB2_LT_P	6 45
TRUE	=USB2_EXCARD_N	6 45
TRUE	=USB2_EXCARD_P	6 45
TRUE	=PCIE_EXCARD_R2D_N	45 46
TRUE	=PCIE_EXCARD_R2D_P	45 46
TRUE	=PCIE_EXCARD_D2R_N	45 46
TRUE	=PCIE_EXCARD_D2R_P	45 46
TRUE	PCIE_CLK100M_EXCARD_P	34 45
TRUE	PCIE_CLK100M_EXCARD_N	34 45
TRUE	=PCIE_MINI_R2D_N	45 46
TRUE	=PCIE_MINI_R2D_P	45 46
TRUE	=PCIE_MINI_D2R_N	45 46
TRUE	=PCIE_MINI_D2R_P	45 46
TRUE	PCIE_CLK100M_MINI_P	34 45
TRUE	PCIE_CLK100M_MINI_N	34 45
TRUE	=SMBUS_LIO_SMC_SDA	27 45
TRUE	=SMBUS_LIO_SMC_SCL	27 45
TRUE	=SMBUS_LIO_SB_SDA	27 45
TRUE	=SMBUS_LIO_SB_SCL	27 45
TRUE	PCIE_WAKE_L	23 37 45

Left I/O Power Connector

FUNC_TEST		
TRUE	=PPBUS_G3H_LIO_CONN	63 64
TRUE	GND\g	

Request for at least 10 GND test points
NOTE: 10 additional GND test points are called out separately in these notes.

Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT	OF
		5	104

<p>NC CPU A32 L == TP_CPU_A32_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A33 L == TP_CPU_A33_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A34 L == TP_CPU_A34_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A35 L == TP_CPU_A35_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A36 L == TP_CPU_A36_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A37 L == TP_CPU_A37_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A38 L == TP_CPU_A38_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A39 L == TP_CPU_A39_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU APM0 L == TP_CPU_APM0_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU APM1 L == TP_CPU_APM1_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU_EXTBREF == TP_CPU_EXTBREF MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU_HFPLL == TP_CPU_HFPLL MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU_SPARE0 == TP_CPU_SPARE0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU_SPARE1 == TP_CPU_SPARE1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU_SPARE2 == TP_CPU_SPARE2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU_SPARE4 == TP_CPU_SPARE4 MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>NC MEM_A_A<15..14> == MEM_A_A<15..14> 28 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC MEM_B_A<15..14> == MEM_B_A<15..14> 29 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_NB_CFG<4..3> == NB_CFG<4..3> 14 MAKE_BASE=TRUE</p> <p>TP_NB_CFG<6> == NB_CFG<6> 14 MAKE_BASE=TRUE</p> <p>TP_NB_CFG<8> == NB_CFG<8> 14 MAKE_BASE=TRUE</p> <p>TP_NB_CFG<11..10> == NB_CFG<11..10> 14 MAKE_BASE=TRUE</p> <p>TP_NB_CFG<15..14> == NB_CFG<15..14> 14 MAKE_BASE=TRUE</p> <p>TP_NB_CFG<17> == NB_CFG<17> 14 MAKE_BASE=TRUE</p> <p>NOTE: NB_CFG<13..12> require test access</p> <p>TP_NB_CFG<13..12> == NB_CFG<13..12> 14 MAKE_BASE=TRUE</p> <p>TP_SB_SUS_CLK == SUS_CLK_SB 23 MAKE_BASE=TRUE</p> <p>NC_SB_XOR_T5 == TP_SB_XOR_T5 21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC_SB_XOR_U5 == TP_SB_XOR_U5 21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC_SB_XOR_V3 == TP_SB_XOR_V3 21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC_SB_XOR_V4 == TP_SB_XOR_V4 21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC_SB_XOR_W3 == TP_SB_XOR_W3 21 MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>TP_SMC_RSTGATE_L == SMC_RSTGATE_L 47 MAKE_BASE=TRUE</p> <p>ALS_GAIN == =RTALS_GAIN 53 MAKE_BASE=TRUE</p> <p>NC_ENET_CTRL12 == ENET_CTRL12 37 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC_ENET_CTRL25 == ENET_CTRL25 37 MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>USB Port "A" (Debug Port) = Right USB 2.0 Port</p> <p>44 =USB2_RT_P == USB2_RT_P == USB_A_P 22 MAKE_BASE=TRUE</p> <p>44 =USB2_RT_N == USB2_RT_N == USB_A_N 22 MAKE_BASE=TRUE</p> <p>44 =RTUSB_OC_L == RTUSB_OC_L == USB_A_OC_L 22 MAKE_BASE=TRUE</p> <p>USB Port "B" = Trackpad (Geyser)</p> <p>43 =USB_TRACKPAD_P == USB_TRACKPAD_P == USB_B_P 22 MAKE_BASE=TRUE</p> <p>43 =USB_TRACKPAD_N == USB_TRACKPAD_N == USB_B_N 22 MAKE_BASE=TRUE</p> <p>UNUSED_USB_B_OC_L == USB_B_OC_L 22 MAKE_BASE=TRUE</p> <p>USB Port "C" = Left USB 2.0 Port</p> <p>45 =USB2_LT_P == USB2_LT_P == USB_C_P 22 MAKE_BASE=TRUE</p> <p>45 =USB2_LT_N == USB2_LT_N == USB_C_N 22 MAKE_BASE=TRUE</p> <p>45 =LTUSB_OC_L == USB_C_OC_L 22 MAKE_BASE=TRUE</p> <p>USB Port "D" = Camera</p> <p>43 =USB2_CAMERA_P == USB2_CAMERA_P == USB_D_P 22 MAKE_BASE=TRUE</p> <p>43 =USB2_CAMERA_N == USB2_CAMERA_N == USB_D_N 22 MAKE_BASE=TRUE</p> <p>UNUSED_USB_D_OC_L == USB_D_OC_L 22 MAKE_BASE=TRUE</p> <p>USB Port "E" = ExpressCard</p> <p>45 =USB2_EXCARD_P == USB2_EXCARD_P == USB_E_P 22 MAKE_BASE=TRUE</p> <p>45 =USB2_EXCARD_N == USB2_EXCARD_N == USB_E_N 22 MAKE_BASE=TRUE</p> <p>45 =EXCARD_OC_L == USB_E_OC_L 22 MAKE_BASE=TRUE</p> <p>USB Port "F" = IR Receiver</p> <p>76 =USB_IR_P == USB_IR_P == USB_F_P 22 MAKE_BASE=TRUE</p> <p>76 =USB_IR_N == USB_IR_N == USB_F_N 22 MAKE_BASE=TRUE</p> <p>USB Port "G" = Bluetooth (M13P)</p> <p>76 =USB_BT_P == USB_BT_P == USB_G_P 22 MAKE_BASE=TRUE</p> <p>76 =USB_BT_N == USB_BT_N == USB_G_N 22 MAKE_BASE=TRUE</p> <p>USB Port "H" = Reserved (PCI-E Mini Card)</p> <p>TP_USB2_HP == USB_H_P 22 MAKE_BASE=TRUE</p> <p>TP_USB2_HN == USB_H_N 22 MAKE_BASE=TRUE</p> <p>Trace deleted to make room for other diffpairs over RAM connector.</p>					



Signal Aliases		
SYNC_MASTER=N/A	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	6	104	



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)


CPU 1 OF 2-FSB
 SYNC_MASTER=M42 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	7 OF		104



=PPV CORE S0 CPU (CPU CORE POWER)

=PPV I/O S0 CPU (CPU IO POWER 1.05V)

=PPV I/O S0 CPU (CPU INTERNAL PLL POWER 1.5V)

VID FOR CPU POWER SUPPLY IF NO USE, NEED PULL-UP OR PULL-DOWN

LAYOUT NOTE: PROVIDE A TEST POINT (WITH NO STUB) TO CONNECT A DIFFERENTIAL PROBE BETWEEN VCCSENSE AND VSSSENSE AT THE LOCATION WHERE THE TWO 54.9 OHM RESISTORS TERMINATE THE 55 OHM TRANSMISSION LINE

LAYOUT NOTE: CONNECT R0803 TO TP_VSSSENSE WITH NO STUB


LAYOUT NOTE: CPU_VCCSENSE_P/CPU_VCCSENSE_N USE ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING

LAYOUT NOTE: VCCSENSE AND VSSSENSE LINES SHOULD BE OF EQUAL LENGTH


CPU 2 OF 2-PWR/GND
 SYNC_MASTER=M42 SYNC_DATE=11/16/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	8 OF		104


CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID
 Will probably be removed before production



CPU Decoupling & VID


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	9 OF		104



CPU MISC1-TEMP SENSOR

SYNC_MASTER=M42 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	10	104


CPU ITP700FLEX DEBUG SUPPORT



CPU ITP700FLEX DEBUG
 SYNC_MASTER=MS SYNC_DATE=10/12/2005



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT	OF
		11	104



OMIT
U1200
945GM
NB
BGA
(1 OF 10)

79 7 5	FBSD L<0>	F1C	HD0*	HA3*	H9	FSB A L<3>	5 7 79
79 7 5	FBSD L<1>	J1C	HD1*	HA4*	C9	FSB A L<4>	5 7 79
79 7 5	FBSD L<2>	H1C	HD2*	HA5*	E11	FSB A L<5>	5 7 79
79 7 5	FBSD L<3>	J5C	HD3*	HA6*	G11	FSB A L<6>	5 7 79
79 7 5	FBSD L<4>	H3C	HD4*	HA7*	F11	FSB A L<7>	5 7 79
79 7 5	FBSD L<5>	K2C	HD5*	HA8*	G12	FSB A L<8>	5 7 79
79 7 5	FBSD L<6>	G1C	HD6*	HA9*	F9	FSB A L<9>	5 7 79
79 7 5	FBSD L<7>	G2C	HD7*	HA10*	H11	FSB A L<10>	5 7 79
79 7 5	FBSD L<8>	K9C	HD8*	HA11*	J12	FSB A L<11>	5 7 79
79 7 5	FBSD L<9>	K1C	HD9*	HA12*	G14	FSB A L<12>	5 7 79
79 7 5	FBSD L<10>	K7C	HD10*	HA13*	D9	FSB A L<13>	5 7 79
79 7 5	FBSD L<11>	J8C	HD11*	HA14*	J14	FSB A L<14>	5 7 79
79 7 5	FBSD L<12>	H4C	HD12*	HA15*	H13	FSB A L<15>	5 7 79
79 7 5	FBSD L<13>	J1C	HD13*	HA16*	J15	FSB A L<16>	5 7 79
79 7 5	FBSD L<14>	K11C	HD14*	HA17*	F14	FSB A L<17>	5 7 79
79 7 5	FBSD L<15>	G4C	HD15*	HA18*	D12	FSB A L<18>	5 7 79
79 7 5	FBSD L<16>	T10C	HD16*	HA19*	A11	FSB A L<19>	5 7 79
79 7 5	FBSD L<17>	W11C	HD17*	HA20*	C11	FSB A L<20>	5 7 79
79 7 5	FBSD L<18>	T3C	HD18*	HA21*	A12	FSB A L<21>	5 7 79
79 7 5	FBSD L<19>	U7C	HD19*	HA22*	A13	FSB A L<22>	5 7 79
79 7 5	FBSD L<20>	U9C	HD20*	HA23*	E13	FSB A L<23>	5 7 79
79 7 5	FBSD L<21>	U11C	HD21*	HA24*	G13	FSB A L<24>	5 7 79
79 7 5	FBSD L<22>	T11C	HD22*	HA25*	F12	FSB A L<25>	5 7 79
79 7 5	FBSD L<23>	W9C	HD23*	HA26*	B12	FSB A L<26>	5 7 79
79 7 5	FBSD L<24>	T1C	HD24*	HA27*	B14	FSB A L<27>	5 7 79
79 7 5	FBSD L<25>	T8C	HD25*	HA28*	C12	FSB A L<28>	5 7 79
79 7 5	FBSD L<26>	T4C	HD26*	HA29*	A14	FSB A L<29>	5 7 79
79 7 5	FBSD L<27>	W7C	HD27*	HA30*	C14	FSB A L<30>	5 7 79
79 7 5	FBSD L<28>	U5C	HD28*	HA31*	D14	FSB A L<31>	5 7 79
79 7 5	FBSD L<29>	T9C	HD29*				
79 7 5	FBSD L<30>	W6C	HD30*	HADS*	B9	FSB ADS L	5 7 79
79 7 5	FBSD L<31>	T5C	HD31*	HADSTB0*	C13	FSB ADSTB L<0>	5 7 79
79 7 5	FBSD L<32>	AB7C	HD32*	HADSTB1*	J13	NB FSB VREF	5 7 79
79 7 5	FBSD L<33>	AA9C	HD33*	HAVREF			
79 7 5	FBSD L<34>	WA	HD34*	HBNN*	C6	FSB BNR L	5 7 79
79 7 5	FBSD L<35>	W3C	HD35*	HBPRI*	F6	FSB BPRI L	7 79
79 7 5	FBSD L<36>	Y3C	HD36*	HBREQ0*	C7	FSB BREQ0 L	5 7 79
79 7 5	FBSD L<37>	Y7C	HD37*	HCPURST*	B7	FSB CPURST L	7 11 79
79 7 5	FBSD L<38>	W8C	HD38*	HDBSY*	A7	FSB DBSY L	5 7 79
79 7 5	FBSD L<39>	Y10C	HD39*	HDEFER*	C3	FSB DEFER L	5 7 79
79 7 5	FBSD L<40>	AB8C	HD40*	HDPWR*	J9	FSB DPWR L	7 79
79 7 5	FBSD L<41>	W2C	HD41*	HDRDY*	HR	FSB DRDY L	5 7 79
79 7 5	FBSD L<42>	AA4C	HD42*	HDRVREF	K13		
79 7 5	FBSD L<43>	AA7C	HD43*				
79 7 5	FBSD L<44>	AA2C	HD44*				
79 7 5	FBSD L<45>	AA6C	HD45*	HDINV0*	J7	FSB DINV L<0>	5 7 79
79 7 5	FBSD L<46>	AA11C	HD46*	HDINV1*	W8	FSB DINV L<1>	5 7 79
79 7 5	FBSD L<47>	Y8C	HD47*	HDINV2*	U3	FSB DINV L<2>	5 7 79
79 7 5	FBSD L<48>	AA1C	HD48*	HDINV3*	AB10	FSB DINV L<3>	5 7 79
79 7 5	FBSD L<49>	AB4C	HD49*	HDSTBN0*	K4	FSB DSTBN L<0>	5 7 79
79 7 5	FBSD L<50>	AC9C	HD50*	HDSTBN1*	T7	FSB DSTBN L<1>	5 7 79
79 7 5	FBSD L<51>	AB11C	HD51*	HDSTBN2*	Y5	FSB DSTBN L<2>	5 7 79
79 7 5	FBSD L<52>	AC11C	HD52*	HDSTBN3*	AC4	FSB DSTBN L<3>	5 7 79
79 7 5	FBSD L<53>	AB3C	HD53*	HDSTBP0*	K3	FSB DSTBP L<0>	5 7 79
79 7 5	FBSD L<54>	AC2C	HD54*	HDSTBP1*	T6	FSB DSTBP L<1>	5 7 79
79 7 5	FBSD L<55>	AD1C	HD55*	HDSTBP2*	AA5	FSB DSTBP L<2>	5 7 79
79 7 5	FBSD L<56>	AD2C	HD56*	HDTSP3*	AC5	FSB DSTBP L<3>	5 7 79
79 7 5	FBSD L<57>	AC1C	HD57*				
79 7 5	FBSD L<58>	AD7C	HD58*				
79 7 5	FBSD L<59>	AC6C	HD59*	HHIT*	D3	FSB HIT L	5 7 79
79 7 5	FBSD L<60>	AB5C	HD60*	HHITM*	D4	FSB HITM L	5 7 79
79 7 5	FBSD L<61>	AD10C	HD61*	HLOCK*	B3	FSB LOCK L	5 7 79
79 7 5	FBSD L<62>	AD4C	HD62*				
79 7 5	FBSD L<63>	AC8C	HD63*	HREQ0*	D8	FSB REQ L<0>	5 7 79
	NB FSB_XRCOMP	E1	HXRCOMP	HREQ1*	G8	FSB REQ L<1>	5 7 79
	NB FSB_XSCOMP	E2	HXSCOMP	HREQ2*	B8	FSB REQ L<2>	5 7 79
	NB FSB_XSWING	E4	HXSWING	HREQ3*	F8	FSB REQ L<3>	5 7 79
				HREQ4*	A8	FSB REQ L<4>	5 7 79
	NB FSB_YRCOMP	Y1	HYRCOMP				
	NB FSB_YSCOMP	U1	HYSCOMP	HRS0*	B4	FSB RS L<0>	7 79
	NB FSB_YSWING	W1	HYSWING	HRS1*	E6	FSB RS L<1>	7 79
				HRS2*	D6	FSB RS L<2>	7 79
	FBSD CLK NB P	AG2	HCLKIN	HSLPCPU*	E3	FSB SLPCPU L	7
	FBSD CLK NB N	AG1	HCLKIN*	HTRDY*	E7	FSB TRDY L	7 79



NB CPU Interface
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	12	104	

LVDS Disable

Can leave all signals NC if LVDS is not implemented
Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
VCCD_LVDS must remain powered with proper decoupling.
Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC


Unused DAC outputs must remain powered, but can omit
filtering components. Unused DAC outputs should
connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
Tie VCCD_TV DAC, VCCD_OTVDAC, VCCA_TV DACx, and
VCCA_TV BG to 1.5V power rail. Tie VSSA_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for SIZE (D), DRAWING NUMBER (051-6941), REV. (12), SCALE (NONE), and SHEET OF (13 OF 104).



APPLE COMPUTER INC.




NB Misc Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	14		104




OMIT
 U1200
 945GM
 NB
 BGA
 (4 OF 10)
 DDR SYSTEM MEMORY A

OMIT
 U1200
 945GM
 NB
 BGA
 (5 OF 10)
 DDR SYSTEM MEMORY B

NB DDR2 Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHEET 15	OF 104



NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.
 OMIT

1.05V, Internal Graphics: 3500mA Max
 1.05V, External Graphics: 1500mA Max
 1.5V, Internal Graphics: 5500mA Max


1.8V Max Current

Speed	1 Channel	2 Channel
400MTs	1300mA	2400mA
533MTs	1500mA	2800mA
667MTs	1700mA	3200mA

NB Power 1
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	16 OF		104



70mA Max VCCA_CRTDAC/VCCSYN

OMIT

=PP1V05_S0_NB_VTT 800mA Max

U1200
945GM
NB
BGA
(8 OF 10)

POWER

1500mA Max VCC3G/3GPLL

120mA Max

150mA Max

24mA Max

1900mA Max

See VCCSYN

VCCA_CRTDAC0

VCCA_DPLLA 50mA Max

VCCA_DPLLB 50mA Max

VCCA_HPLL 45mA Max

VCCA_LVDS 10mA Max

VCCA_MPLL 45mA Max

VCCA_TVBG

VCCA_TVDACC0

VCCA_TVDACB0

VCCA_TVDACA0

VCCD_HMPLL0

VCCD_LVDS0

VCCD_TV DAC

VCC_HV0

VCCD_OTVDAC

VCCAUX0

VCCAUX1

VCCAUX2

VCCAUX3

VCCAUX4

VCCAUX5

VCCAUX6

VCCAUX7

VCCAUX8

VCCAUX9

VCCAUX10

VCCAUX11

VCCAUX12

VCCAUX13

VCCAUX14

VCCAUX15

VCCAUX16

VCCAUX17

VCCAUX18

VCCAUX19

VCCAUX20

VCCAUX21

VCCAUX22

VCCAUX23

VCCAUX24

VCCAUX25

VCCAUX26

VCCAUX27

VCCAUX28

VCCAUX29

VCCAUX30

VCCAUX31

VCCAUX32

VCCAUX33

VCCAUX34

VCCAUX35

VCCAUX36

VCCAUX37

VCCAUX38

VCCAUX39

VCCAUX40

NB Power 2

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	17 OF		104



NB Grounds
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART












APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	18	104	

Power Interface

These are the power signals that leave the NB "block"


Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	1500mA Max
	=PP1V05_S0_FSB_NB	10mA Max?
	=PP1V05_S0_NB_VTT	800mA Max
	=PP1V05_S0_NB_CRT	?mA Max
3674mA Max	=PP1V5_S0_NB	?mA Max
	=PP1V5_S0_NB_3G	>1500mA Max
	=PP1V5_S0_NB_3GPLL	
	=PP1V5_S0_NB_PCIE	?mA Max
	=PP1V5_S0_NB_PLL	100mA Max
	=PP1V5_S0_NB_TVDAC	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	150mA Max
	=PP1V5_S0_NB_VCCAUX	1900mA Max
3200mA Max	=PP1V8_S3_MEM_NB	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	2mA Max
40mA Max?	=PP3V3_S0_NB	?mA Max
	=PP3V3_S0_NB_VCC_HV	40mA Max



NB (GM) Decoupling
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	19	104	



NB_CFG<3>	RESERVED
-----------	----------

Internal pull-ups

NB_CFG<13:12>	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	--

NB_CFG<4>	RESERVED
-----------	----------

NB_CFG<14>	RESERVED
------------	----------

¹⁴ NB_CFG<5>
Internal pull-up

NB_CFG<5>	High = DMIx4 DMI x2 Select Low = DMIx2
-----------	--

PROBABLY NOT NEEDED

NBCFG_DMI_X2
¹R2075
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<15>	RESERVED
------------	----------

NB_CFG<6>	RESERVED
-----------	----------

¹⁴ NB_CFG<16>
Internal pull-up

NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
------------	--

NBCFG_DYN_ODT_DISABLE
¹R2085
2.2K
5%
1/16W
MF-LF
2402

¹⁴ NB_CFG<7>
Internal pull-up

NB_CFG<7>	High = Mobile CPU CPU Strap Low = RESERVED
-----------	--

NO STUFF
¹R2077
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<17>	RESERVED
------------	----------

NB_CFG<8>	RESERVED
-----------	----------

=PP3V3_S0_NB_14 19 20 63
NBCFG_VCC_1V5
¹R2058
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<18>	High = 1.5V VCC Select Low = 1.05V
------------	--

¹⁴ NB_CFG<18>
Internal pull-down

¹⁴ NB_CFG<9>
Internal pull-up

NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
-----------	---

NBCFG_PEG_REVERSE
¹R2079
2.2K
5%
1/16W
MF-LF
2402

=PP3V3_S0_NB_14 19 20 63
NBCFG_DMI_REVERSE
¹R2059
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
------------	---

¹⁴ NB_CFG<19>
Internal pull-down

NB_CFG<10>	RESERVED
------------	----------

945 External Design Spec says reserved

NB_CFG<20>	High = Both active PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1
------------	---

=PP3V3_S0_NB_14 19 20 63
NBCFG_SDVO_AND_PCIE
¹R2060
2.2K
5%
1/16W
MF-LF
2402

¹⁴ NB_CFG<20>
Internal pull-down

PROBABLY NOT NEEDED

NB_CFG<11>	RESERVED
------------	----------

NB Config Straps
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	20 OF		104



NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS






NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4	
SYNC_MASTER=M38	SYNC_DATE=11/16/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	21		104




SB BOOT BIOS SELECT			
	STRAP	GNT5#	GNT4#
LPC (DEFAULT)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF


NOTE: GNT4# HAS INT PU; ENABLED ONLY WHEN PCIRST#=0 AND PWROK=H
 GNT5# HAS INT PU (NOMINAL=20K, SIMULATION=15K-33K)
 NOTE: R2210 WAS PD ON PIN A14 = FWH_TBL_L

SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT OF	22 OF 104





NOTE FOR VCCLAN_3_3:
S3 IF INTERNAL LAN IS USED
S0 OR S3 IF NOT


NOTE:
VCC3_3/VCC3_5 AND VCCSUS3_3/VCCSUS3_5 CAN BE 1.5V OR 3.3V
DEPENDING ON VIO OF AZALIA INTERFACE
CODEC IC'S CONSIDERED SO FAR ARE 3.3V

VOLTAGE GENERATED INTERNALLY
SO NO CONNECT HERE

VOLTAGE GENERATED INTERNALLY
SO NO CONNECT HERE

SB: 4 OF 4
 SYNC_MASTER=M38 SYNC_DATE=11/16/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	24		104




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	25	104	

RTC Battery Connector




518S0226

NOTE: R2607 and D2600 form the double-fault protection for RTC battery.




		63 =PP3V3_S0_SB_PCI	
40	PCI_FRAME_L	R2623	1 2 8.2K
40	PCI_IRDY_L	R2624	1 2 8.2K
40	PCI_TRDY_L	R2625	1 2 8.2K
40	PCI_STOP_L	R2626	1 2 8.2K
40	PCI_SERR_L	R2627	1 2 8.2K
40	PCI_DEVSEL_L	R2628	1 2 8.2K
40	PCI_PERR_L	R2630	1 2 8.2K
40	PCI_LOCK_L	R2629	1 2 8.2K
22	PCI_REQ0_L	R2632	1 2 8.2K
22	PCI_REQ1_L	R2631	1 2 8.2K
22	PCI_REQ2_L	R2633	1 2 8.2K
22	PCI_REQ3_L	R2634	1 2 8.2K
22	INT_PIROA_L	R2637	1 2 8.2K
22	INT_PIROB_L	R2636	1 2 8.2K
22	INT_PIROC_L	R2638	1 2 8.2K
40	INT_PIROD_L	R2639	1 2 8.2K
40	SB_GPIO2	R2640	1 2 8.2K
40	SB_GPIO3	R2642	1 2 8.2K
22	SB_GPIO4	R2641	1 2 8.2K

SB RTC Crystal Circuit




Is this the best part to use?




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.


Platform Reset Connections



Initial resistor values are based on CRB, but may change after characterization.




1G00 used as small & cheap inverter



SB Misc
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	26		104



M1 SMBus Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	27	104	


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA

BOM options provided by this page:
 (NONE)


NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



"Lower" (surface-mount) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6941	12
	SHT	OF	
	28	104	

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Upper" (thru-hole) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	29	104	

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	30	104

Page Notes


Power aliases required by this page:

- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)


DDR2 Vtt Regulator



If power inputs are not S0,
MEMVTT_EN can be used to
disable MEMVTT in sleep.
Okay to turn off 5V and
leave 1.8V powered in S3.

Memory Vtt Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	31	104	



DDR2 Vref

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHT 32	OF 104



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)


U3301	OFN	PCI_STP*	56 (INT PU)	PM STPPCI_L	33	(FROM ICH7 GPIO18 STPPCI*)
		CPU_STP*	55 (INT PU)	PM STPCPU_L	33	(FROM ICH7 GPIO20 STPCPU*)
	CRITICAL	CPUC0	44	CK410_CPU0_N	34	(CPU HOST 133/167MHZ)
		CPUT0	45	CK410_CPU0_P	34	(CPU HOST 133/167MHZ)
		CPUC1	41	CK410_CPU1_N	34	(GMCH HOST 133/167MHZ)
		CPUT1	42	CK410_CPU1_P	34	(GMCH HOST 133/167MHZ)
		CPUC2_ITP/SRCC_10	36	CK410_CPU2_ITP_SRC10_N	34	(ITP HOST 133/167MHZ)
		CPUT2_ITP/SRCC_10	37	CK410_CPU2_ITP_SRC10_P	34	(ITP HOST 133/167MHZ)
		SRCC_0/LCD100MC	11	CK410_LVDS_N	34	(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
		SRCT_0/LCD100MT	10	CK410_LVDS_P	34	(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
		SRCC_1	14	CK410_SRC1_N	34	(GPU PCI-E 100 MHZ)
		SRCT_1	13	CK410_SRC1_P	34	(GPU PCI-E 100 MHZ)
		(INT PU) CLKREQ_1*	9	CK410_SRC_CLKREQ_L	34	NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?
		SRCC_2	16	CK410_SRC2_N	34	(ICH7M DMI 100 MHZ)
		SRCT_2	15	CK410_SRC2_P	34	(ICH7M DMI 100 MHZ)
		SRCC_3	19	CK410_SRC3_N	34	(FOR PCI-E CARD)
		SRCT_3	18	CK410_SRC3_P	34	(FOR PCI-E CARD)
		(INT PU) CLKREQ_3*	59	CK410_SRC_CLKREQ_L	34	(FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)
		SRCC_4	22	CK410_SRC4_N	34	(ICH SATA 100 MHZ)
		SRCT_4	21	CK410_SRC4_P	34	(ICH SATA 100 MHZ)
		(INT PU) CLKREQ_4*	20	SB_CLK100M_SATA_CLK	34	(FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)
		SRCC_5	24	CK410_SRC5_N	34	(GMCH G_CLKIN 100 MHZ)
		SRCT_5	23	CK410_SRC5_P	34	(GMCH G_CLKIN 100 MHZ)
		(INT PU) CLKREQ_5*	60	CLK_NE_OE_L	34	(FROM GMCH_CLK_REQ*)
		SRCC_6	27	CK410_SRC6_N	34	(WIRELESS PCI-E 100 MHZ)
		SRCT_6	26	CK410_SRC6_P	34	(WIRELESS PCI-E 100 MHZ)
		(INT PU) CLKREQ_6*	25	CK410_SRC_CLKREQ_L	34	(WIRELESS PCI-E 100 MHZ)
		SRCC_7	30	CK410_SRC7_N	34	(NOT USED)
		SRCT_7	29	CK410_SRC7_P	34	(NOT USED)
		SRCC_8	32	CK410_SRC8_N	34	(GIGA LAN PCI-E 100 MHZ)
		SRCT_8	33	CK410_SRC8_P	34	(GIGA LAN PCI-E 100 MHZ)
		(INT PU) CLKREQ_8*	34	CK410_SRC_CLKREQ_L	34	(GIGA LAN PCI-E 100 MHZ)
		DOT96C/27MHZ_SPREAD	7	CK410_DOT96_27M_N	34	GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
		DOT96T/27MHZ_NON-SPREAD	6	CK410_DOT96_27M_P	34	GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
		(INT PD) TT_PWRGD*/PD	2	CK410_PD_VTT_PWRGD_L	34	(FROM CPU VCORE PWR GOOD)
		FSA/48M	4	CK410_USB48_FSA	34	(ICH7M USB 48MHZ)
		REF0/FSC	54	CK410_CLK14P3M_T	34	(ICH7M, SIO, LPC REF. 14.318MHZ)
		(INT PD) F1/FCTSEL0	53	CK410_REF1_FCTSEL_L	34	(ICH7M, SIO, LPC REF. 14.318MHZ)

FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	0	DOT96T	DOT96C	100MT	SST100MC_SST*	FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0	
1	0	SPREAD	SPREAD	SRCT0	SRCC0	* FOR EXT. GRAPHIC SYSTEM
1	1	OFF	LOW	SRCT0	SRCC0	

CLOCKS
 SYNC_MASTER=MS SYNC_DATE=10/12/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	33	104



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
	0	1	1	200M
	1	0	0	100M
	1	0	1	333M
	1	1	0	400M
	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED



Clock Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	34	104	

8

7

6

5

4

3


2

1

D

D


TPM Crystal Circuit



C

C

SMC G3Hot Oscillator



B

B

A

A

8

7

6

5

4

3

2

1

Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT OF	37 OF 104

IDE (ODD) Connector




- 21 SATA_A_R2D_C_P == TP SATA_A_R2DP
MAKE_BASE=TRUE
- 21 SATA_A_R2D_C_N == TP SATA_A_R2DN
MAKE_BASE=TRUE
- 21 SATA_A_D2R_P == TP SATA_A_D2RP
MAKE_BASE=TRUE
- 21 SATA_A_D2R_N == TP SATA_A_D2RN
MAKE_BASE=TRUE



Placement note
Place within 12.7mm
from ball of SB

PATA Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		38	104



ETHERNET CONTROLLER		
SYNC_MASTER=M42	SYNC_DATE=10/12/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT	OF
		41	104

ELECTRICAL_CONSTRAINT_SET	NET TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


Page Notes

Power aliases required by this page:
 - =PP2V5_ENET
 - =GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	42	104	

Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	3.3V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

When ENETPWR_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

Yukon Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT		OF
NONE	43		104

PAGE NOTES


INPUT
 =PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
 =PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
 PCI_GNT3_L - PCI GRANT FROM SB
 PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
 FW_RST_L - PCI RESET FROM SB
 FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT
 PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
 PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
 FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
 FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
 FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT
 PCI_REQ3_L - PCI REQUEST TO SB
 PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
 INT_PIROD_L - INTERRUPT TO SB
 PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/18/2005 - FIRST REVISION OF PAGE
 6/22/2005 - BGA VERSION OF FW32306 ADDED
 6/22/2005 - CHANGED INT_PIRQD TO INT_PIROD (PER ARCHITECTURAL DEFINITION)
 6/22/2005 - CHANGED INT_PIRQD TO INT_PIROD (PER ARCHITECTURAL DEFINITION)
 6/22/2005 - CHANGED INT_PIRQD TO INT_PIROD (PER ARCHITECTURAL DEFINITION)
 6/22/2005 - ADDED LINK_DOWN ON INT_PIRQD AND REMOVED CONNECTION TO PLT_RST_L
 6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
 6/22/2005 - REMOVED C4421 REDUNDANT
 6/22/2005 - BEING OUTPUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
 7/26/2005 - CONNECTED PIN E10 TO GND



- CONNECT TO VDD FOR 3.3V OPERATION**
- 22 PCI_AD<0> F10 PCI_AD0
 - 22 PCI_AD<1> G10 PCI_AD1
 - 22 PCI_AD<2> H10 PCI_AD2
 - 22 PCI_AD<3> H12 PCI_AD3
 - 22 PCI_AD<4> J13 PCI_AD4
 - 22 PCI_AD<5> J12 PCI_AD5
 - 22 PCI_AD<6> K13 PCI_AD6
 - 22 PCI_AD<7> K10 PCI_AD7
 - 22 PCI_AD<8> L12 PCI_AD8
 - 22 PCI_AD<9> M13 PCI_AD9
 - 22 PCI_AD<10> L11 PCI_AD10
 - 22 PCI_AD<11> M12 PCI_AD11
 - 22 PCI_AD<12> M11 PCI_AD12
 - 22 PCI_AD<13> N12 PCI_AD13
 - 22 PCI_AD<14> M10 PCI_AD14
 - 22 PCI_AD<15> N11 PCI_AD15
 - 22 PCI_AD<16> M4 PCI_AD16
 - 22 PCI_AD<17> M5 PCI_AD17
 - 22 PCI_AD<18> N4 PCI_AD18
 - 22 PCI_AD<19> M3 PCI_AD19
 - 22 PCI_AD<20> M2 PCI_AD20
 - 22 PCI_AD<21> N3 PCI_AD21
 - 22 PCI_AD<22> K4 PCI_AD22
 - 22 PCI_AD<23> M1 PCI_AD23
 - 22 PCI_AD<24> K2 PCI_AD24
 - 22 PCI_AD<25> J4 PCI_AD25
 - 22 PCI_AD<26> K1 PCI_AD26
 - 22 PCI_AD<27> J2 PCI_AD27
 - 22 PCI_AD<28> J1 PCI_AD28
 - 22 PCI_AD<29> H2 PCI_AD29
 - 22 PCI_AD<30> H4 PCI_AD30
 - 22 PCI_AD<31> H1 PCI_AD31
 - 22 PCI_C_BE_L<0> K12 PCI_CBE0*
 - 22 PCI_C_BE_L<1> M9 PCI_CBE1*
 - 22 PCI_C_BE_L<2> L3 PCI_CBE2*
 - 22 PCI_C_BE_L<3> L1 PCI_CBE3*
 - 22 PCI_PAR N10 PCI_PAR
 - 22 PCI_FRAME_L N6 PCI_FRAME*
 - 22 PCI_IRDY_L M6 PCI_IRDY*
 - 22 PCI_TRDY_L N7 PCI_TRDY*
 - 22 PCI_DEVSEL_L N8 PCI_DEVSEL*
 - 22 PCI_STOP_L M7 PCI_STOP*
 - 22 FW_PCI_IDSEL L2 PCI_IDSEL
 - 22 PCI_REQ3_L E2 PCI_REQ*
 - 22 PCI_GNT3_L E1 PCI_GNT*
 - 22 PCI_PERR_L M8 PCI_PERR*
 - 22 PCI_SERR_L N9 PCI_SERR*
 - 34 PCI_CLK_FW G2 PCI_CLK
 - 22 PM_CLKRUN_L D1 CLKRUN*
 - 22 FW_PCI_RST_L F1 PCI_RST*
 - 22 INT_PIROD_L D2 PCI_INTA*
 - 22 PCI_PME_FW_L E2 PCI_PME*

FIREWIRE CONTROLLER
 SYNC_MASTER=(M42) SYNC_DATE=08/29/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	44		104


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWSW (system supply for bus power)
 - =PP3V3_S0_FWPORTPWSW


Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

Port Power Switch



FireWire Port Current Sense



FireWire Port Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	45	104	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_S5_FWLATEVG
 - =GND_CHASSIS_FW_PORT1


Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



"Snapback" & "Late VG" Protection




2nd TPA/TPB pair unused


3rd TPA/TPB pair unused

- | | |
|--|--|
| FW_B_TPBIAS == NC FW_B_TPBIAS
MAKE_BASE=TRUE
NO_TEST=YES | FW_C_TPBIAS == NC FW_C_TPBIAS
MAKE_BASE=TRUE
NO_TEST=YES |
| FW_B_TPA_P == NC FW_B_TPAP
MAKE_BASE=TRUE
NO_TEST=YES | FW_C_TPA_P == NC FW_C_TPAP
MAKE_BASE=TRUE
NO_TEST=YES |
| FW_B_TPA_N == NC FW_B_TPAN
MAKE_BASE=TRUE
NO_TEST=YES | FW_C_TPA_N == NC FW_C_TPAN
MAKE_BASE=TRUE
NO_TEST=YES |
| FW_B_TPB_P == NC FW_B_TPBP
MAKE_BASE=TRUE
NO_TEST=YES | FW_C_TPB_P == NC FW_C_TPBP
MAKE_BASE=TRUE
NO_TEST=YES |
| FW_B_TPB_N == NC FW_B_TPBN
MAKE_BASE=TRUE
NO_TEST=YES | FW_C_TPB_N == NC FW_C_TPBN
MAKE_BASE=TRUE
NO_TEST=YES |

FW Power Class Strap
 Single-port system sets PC=0



Late-VG Protection Power



FireWire Ports
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	46		104

8

7

6

5

4

3


2

1

D

D


Top-Case Connector



C

C

Camera Connector



B

B

A

A

Internal USB Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	49 OF		104

8

7

6

5


4

3


2

1

Port Power Switch



Right USB Port




Place L5200, L5205 and L5206 across moat

External USB Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	52 OF		104

Left I/O Board Connector



Left I/O Board Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	55 OF		104

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	57	104	

8

7

6

5

4

3

2


1

UNUSED PINS HAVE THE FORMAT
 THEY ARE HERE BY SOFTWARE. THEY
 CAN BE LEFT UNCONNECTED.

U5800 SMC_H8S2116 BGA (1 OF 4)		P60/KIN0* L13 SMC PM G2 EN P61/KIN1* L14 SMC ADAPTER EN P62/KIN2* L15 SPI_ARB P63/KIN3* K12 SPI_SCLK P64/KIN4* K13 SPI_SI P65/KIN5* K14 SPI_SO P66/IRQ6*/KIN6* J12 SMC PROCHOT 3 3 P67/IRQ7*/KIN7* J13 SMC_CPU_INIT 3 3 P70/AN0 N12 SMC_CPU_ISENSE P71/AN1 R13 SMC_CPU_VSENSE P72/AN2 P13 SMC_GPU_ISENSE P73/AN3 R14 SMC_GPU_VSENSE P74/AN4 P14 SMC_DCIN_ISENSE P75/AN5 R15 SMC_PBUS_VSENSE P76/AN6 N13 SMC_BATT_ISENSE P77/AN7 P15 SMC_FWIRE_ISENSE P80/PME* C7 SMC_WAKE_SCI_L P81/GA20 A7 SMC_TPM_GPIO P82/CLKRUN* B7 PM_CLKRUN_L P83/LPCPD* D6 PM_SUS_STAT_L P84/IRQ3*/TXD1 C6 SC_TX_L P85/IRQ4*/RXD1 A6 SC_RX_L P86/IRQ5*/SCK1/SCL1 B6 SMB_BSB_CLK P90/IRQ2* K4 SMC_ONOFF_L P91/IRQ1* J2 SMC_BC_ACOK P92/IRQ0* J1 SMC_BS_ALERT_L P93/IRQ12* J3 PM_SLP_S3_L P94/IRQ13* J4 PM_SLP_S4_L P95/IRQ14* H2 PM_SLP_S5_L P96/EXCL H1 SMC_SUS_CLK P97/IRQ15*/SDA0 G2 SMB_0_S0_DATA
---	--	---

U5800 SMC_H8S2116 BGA (2 OF 4)		PE0 M3 SMC_CASE_OPEN PE1*/ETCK M2 SMC_TCK PE2*/ETDI M1 SMC_TDI PE3*/ETDO L4 SMC_TDO PE4*/ETMS L2 SMC_TMS PF0/IRQ8*/PWM2 M7 SMC_PF0 PF1/IRQ9*/PWM3 P6 SMC_PF1 PF2/IRQ10*/TMOY R6 SMC_LID PF3/IRQ11*/TMOX N6 SMC_CPU_RESET 3 3 PF4/PWM4 M6 SMC_BATT_ISET PF5/PWM5 R5 SMC_BATT_VSET PF6/PWM6 P5 SMC_SYS_ISET PF7/PWM7 N5 SMC_SYS_VSET PG0/EXIRQ8*/TMIX P9 SPI_CE_L PG1/EXIRQ9*/TMIX R9 SMC_XDP_TCK 3 3 PG2/EXIRQ10*/SDA2 N9 SMB_BSA_DATA PG3/EXIRQ11*/SCL2 P8 SMB_BSA_CLK PG4/EXIRQ12*/EXSDAA R8 SMB_A_S3_DATA PG5/EXIRQ13*/EXSCLA M8 SMB_A_S3_CLK PG6/EXIRQ14*/EXSDAB P7 SMB_B_S0_DATA PG7/EXIRQ15*/EXSCLB R7 SMB_B_S0_CLK PH0/EXIRQ6* E1 SMC_PROCHOT PH1/EXIRQ7* F3 SMC_THRMTRIP PH2/FWE K2 SMC_FWE PH3/EXEXCL C4 ALS_GAIN PH4 D4 SMS_INT_L PH5 B3 SMS_ONOFF_L
---	--	---

U5800 SMC_H8S2116 BGA (4 OF 4)	
G3-NC0	NC12-E15
H3-NC1	NC13-A14
K3-NC2	NC14-C12
L3-NC3	NC15-C10
N4-NC4	NC16-C5
M5-NC5	NC17-A3
N7-NC6	NC18-B8
M12-NC7	NC19-E4
M13-NC8	NC20-H4
L12-NC9	NC21-M9
K15-NC10	NC22-N8
J14-NC11	



LAYOUT NOTE:
 PLACE C5807 NEAR PIN F1

LAYOUT NOTE:
 VCL IS INTERNAL
 PLACE R5899 AND C5820 NEAR SMC PIN N14, N15

SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHEET 58	OF 104

SMC Reset Button / Brownout Detect




Silk: "SMC_RST"

SMC Crystal Circuit




Debug Power Button




Silk: "PWR BTN"

SMC AVREF Supply




- SMC_CPU_INIT_3_3_L = FWH_INIT_L
- SMC_NB_ISENSE = SMC_PIV05S0_ISENSE
- SMC_MEM_ISENSE = SMC_PIV8S3_ISENSE
- PM_EXTTTS_L = DIMM_OVERTEMP_L
- SMC_SYS_LED = TP_SMC_SYS_LED
- SMC_ANALOG_ID = TP_SMC_ANALOG_ID
- SMC_BATT_VSET = TP_SMC_BATT_VSET
- SMC_SYS_VSET = TP_SMC_SYS_VSET
- SMC_FAN_2_CTL = TP_SMC_FAN_2_CTL
- SMC_FAN_2_TACH = TP_SMC_FAN_2_TACH
- SMC_FAN_3_CTL = TP_SMC_FAN_3_CTL
- SMC_FAN_3_TACH = TP_SMC_FAN_3_TACH
- SMC_XDP_TCK = TP_SMC_XDP_TCK
- SMC_XDP_TDO_L = TP_SMC_XDP_TDO_L
- SMC_XDP_TMS = TP_SMC_XDP_TMS
- SMC_XDP_TRST_L = TP_SMC_XDP_TRST_L
- SMC_P20 = TP_SMC_P20
- SMC_P21 = TP_SMC_P21
- SMC_P22 = TP_SMC_P22
- SMC_P23 = TP_SMC_P23
- SMC_P26 = TP_SMC_P26
- SMC_P27 = TP_SMC_P27
- SMC_PF0 = TP_SMC_PF0
- SMC_PF1 = TP_SMC_PF1


SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting




System (Sleep) LED Circuit



SMC PWRGD Circuit


Reports when 5V S5 and 3.3V S5 are in regulation



- PP3V3_S5_SMC
- PP3V3_S3_TPM
- PP3V3_S3_SMS
- SMS_INT_L = R5930 10K
- SMC_TPM_RESET_L = R5931 10K
- SMC_ONOFF_L = R5932 10K
- SMC_LID = R5933 100K
- SMC_FWE = R5934 10K
- SMC_TX_L = R5935 10K
- SMC_RX_L = R5936 100K
- SYS_ONEWIRE = R5937 2.0K
- SMC_BS_ALRT_L = R5938 100K
- SMC_TMS = R5939 10K
- SMC_TDO = R5940 10K
- SMC_TDI = R5941 10K
- SMC_TCK = R5942 10K
- SMC_CPU_RESET_3_3_L = R5980 10K
- SMC_XDP_TCK_3_3 = R5981 10K
- SMC_XDP_TDO_3_3 = R5982 10K
- SMC_BATT_TRICKLE_EN_L = R5943 10K
- SMC_BATT_CHG_EN = R5944 10K
- SMC_ADAPTER_EN = R5945 10K
- SMC_CASE_OPEN = R5946 10K
- SMC_BC_ACOK = R5947 470K
- SMC_EXCARD_CP = R5948 10K
- PM_SUS_STAT_L = R5983 100K
- PM_SLP_S5_L = R5984 100K

SMC Support
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	59	104	



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHT 60	OF 104

GPU / Heat Pipe Thermal Sensor




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,0,1/16W,0402	C6120		HSTHMSNS_NOT

Right-Side/Fin Stack Thermal Sensor




CPU Back-Up Thermal Diode




Thermal Sensors		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small> I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHEET 61	OF 104


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




FireWire Current Sense Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.8V S3 (Memory) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT OF	62 104



SPI BOOTROM
 SYNC_MASTER=MS SYNC_DATE=11/16/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		63	104


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	64 OF		104



Fan Connectors


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		65	104



Desired orientation when placed on board top-side: Desired orientation when placed on board bottom-side:



M1 placement: Bottom-side


Sudden Motion Sensor (SMS)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	66 OF		104



TPM


SYNC_MASTER=M38 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
	SCALE	SHT	OF
	NONE	67	104



DPRSLPVR	DPRSTP*	PSI*	Operation Mode	
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

CPU VCore Current Sense



$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$
 $V_{offset} = (V_{drp_offset} * K_{droop}) + V_{amp_offset}$
 $Gain = R_c / (R_a + R_b)$
 $V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$
 $V_{out @ 36A} = 2.44\text{V} - 2.60\text{V}$


IMVP6 CPU VCore Regulator

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	75	104	




Connect to RUNSS pins to control outputs.
If unconnected, powers up with VIN.
NOTE: Be aware of pull-ups to VIN on these signals.

5V S3 FET



5V S0 FET



5V / 1.5V Power Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	76	104	


2.5V S3 Regulator




2.5V S0 FET



1.2V S3 Regulator



1.2V S0 FET



2.5V & 1.2V Regulators

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	77	104	



1.8V S3 Current Sense



Placement Note:
Keep C7890, R7890,
R7894 and R7897
close to inductor

$$V_{out} = 0.6V * (1 + R_a / R_b)$$

1.8V S0 FET

1.8V Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	78	104	




3.3V / 1.05V Power Supplies
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	79	104	


Power Control Signals



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PG00D Signals

=P5VP1V5_PG00D	=TP_P5V_P1V5_PG00D
=P1V8S3_PG00D	=TP_P1V8S3_PG00D
	=MAKE_BASE=TRUE

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation




3.3V G3Hot Supply & Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	80	104	



"S3AC" rail is ON in S3 on AC, OFF in S3 on battery

PLACEMENT_NOTE=Place on top-side of board

PLACEMENT_NOTE=Place on top-side of board

PLACEMENT_NOTE=Place on top-side of board

Power Aliases		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	81	104	

8

7

6

5

4

3


2

1

D

D


Left I/O Power Connector



C

C

Battery Connector (Digital Signals)



B

B

A

A

PBus-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	82	104

8

7

6


5

4

3

2

1



Signal	Component	Value	Internal Pin	Internal Pin
PEG_R2D_C_P<0>	C8420	0.1uF	AJ31	PCIE_RX0P
PEG_R2D_C_N<0>	C8421	0.1uF	AH31	PCIE_RX0N
PEG_R2D_C_P<1>	C8422	0.1uF	AH30	PCIE_RX1P
PEG_R2D_C_N<1>	C8423	0.1uF	AG30	PCIE_RX1N
PEG_R2D_C_P<2>	C8424	0.1uF	AG32	PCIE_RX2P
PEG_R2D_C_N<2>	C8425	0.1uF	AF32	PCIE_RX2N
PEG_R2D_C_P<3>	C8426	0.1uF	AE31	PCIE_RX3P
PEG_R2D_C_N<3>	C8427	0.1uF	AE31	PCIE_RX3N
PEG_R2D_C_P<4>	C8428	0.1uF	AE30	PCIE_RX4P
PEG_R2D_C_N<4>	C8429	0.1uF	AD30	PCIE_RX4N
PEG_R2D_C_P<5>	C8430	0.1uF	AD32	PCIE_RX5P
PEG_R2D_C_N<5>	C8431	0.1uF	AC32	PCIE_RX5N
PEG_R2D_C_P<6>	C8432	0.1uF	AC31	PCIE_RX6P
PEG_R2D_C_N<6>	C8433	0.1uF	AB31	PCIE_RX6N
PEG_R2D_C_P<7>	C8434	0.1uF	AB30	PCIE_RX7P
PEG_R2D_C_N<7>	C8435	0.1uF	AA30	PCIE_RX7N
PEG_R2D_C_P<8>	C8436	0.1uF	AA32	PCIE_RX8P
PEG_R2D_C_N<8>	C8437	0.1uF	Y32	PCIE_RX8N
PEG_R2D_C_P<9>	C8438	0.1uF	Y31	PCIE_RX9P
PEG_R2D_C_N<9>	C8439	0.1uF	W31	PCIE_RX9N
PEG_R2D_C_P<10>	C8440	0.1uF	W30	PCIE_RX10P
PEG_R2D_C_N<10>	C8441	0.1uF	V30	PCIE_RX10N
PEG_R2D_C_P<11>	C8442	0.1uF	V32	PCIE_RX11P
PEG_R2D_C_N<11>	C8443	0.1uF	U32	PCIE_RX11N
PEG_R2D_C_P<12>	C8444	0.1uF	U31	PCIE_RX12P
PEG_R2D_C_N<12>	C8445	0.1uF	T31	PCIE_RX12N
PEG_R2D_C_P<13>	C8446	0.1uF	T30	PCIE_RX13P
PEG_R2D_C_N<13>	C8447	0.1uF	R30	PCIE_RX13N
PEG_R2D_C_P<14>	C8448	0.1uF	R32	PCIE_RX14P
PEG_R2D_C_N<14>	C8449	0.1uF	P32	PCIE_RX14N
PEG_R2D_C_P<15>	C8450	0.1uF	P31	PCIE_RX15P
PEG_R2D_C_N<15>	C8451	0.1uF	N31	PCIE_RX15N
PEG_CLK100M_GPU_P			AL28	PCIE_REFCLKP
PEG_CLK100M_GPU_N			AK28	PCIE_REFCLKN
PEG_RESET_L			AG24	PERST*
			AF24	PERST*_MASK
			NC AA24	PCIE_TEST


Signal	Component	Value	Internal Pin	Internal Pin
PEG_D2R_C_P<0>	C8455	0.1uF	AK27	PCIE_TX0P
PEG_D2R_C_N<0>	C8456	0.1uF	AJ27	PCIE_TX0N
PEG_D2R_C_P<1>	C8457	0.1uF	AJ25	PCIE_TX1P
PEG_D2R_C_N<1>	C8458	0.1uF	AH25	PCIE_TX1N
PEG_D2R_C_P<2>	C8459	0.1uF	AH28	PCIE_TX2P
PEG_D2R_C_N<2>	C8460	0.1uF	AG28	PCIE_TX2N
PEG_D2R_C_P<3>	C8461	0.1uF	AG27	PCIE_TX3P
PEG_D2R_C_N<3>	C8462	0.1uF	AE27	PCIE_TX3N
PEG_D2R_C_P<4>	C8463	0.1uF	AE25	PCIE_TX4P
PEG_D2R_C_N<4>	C8464	0.1uF	AE25	PCIE_TX4N
PEG_D2R_C_P<5>	C8465	0.1uF	AE28	PCIE_TX5P
PEG_D2R_C_N<5>	C8466	0.1uF	AD28	PCIE_TX5N
PEG_D2R_C_P<6>	C8467	0.1uF	AD27	PCIE_TX6P
PEG_D2R_C_N<6>	C8468	0.1uF	AC27	PCIE_TX6N
PEG_D2R_C_P<7>	C8469	0.1uF	AC25	PCIE_TX7P
PEG_D2R_C_N<7>	C8470	0.1uF	AB25	PCIE_TX7N
PEG_D2R_C_P<8>	C8471	0.1uF	AB28	PCIE_TX8P
PEG_D2R_C_N<8>	C8472	0.1uF	AA28	PCIE_TX8N
PEG_D2R_C_P<9>	C8473	0.1uF	AA27	PCIE_TX9P
PEG_D2R_C_N<9>	C8474	0.1uF	Y27	PCIE_TX9N
PEG_D2R_C_P<10>	C8475	0.1uF	Y25	PCIE_TX10P
PEG_D2R_C_N<10>	C8476	0.1uF	W25	PCIE_TX10N
PEG_D2R_C_P<11>	C8477	0.1uF	W28	PCIE_TX11P
PEG_D2R_C_N<11>	C8478	0.1uF	V28	PCIE_TX11N
PEG_D2R_C_P<12>	C8479	0.1uF	V27	PCIE_TX12P
PEG_D2R_C_N<12>	C8480	0.1uF	U27	PCIE_TX12N
PEG_D2R_C_P<13>	C8481	0.1uF	U25	PCIE_TX13P
PEG_D2R_C_N<13>	C8482	0.1uF	T25	PCIE_TX13N
PEG_D2R_C_P<14>	C8483	0.1uF	T28	PCIE_TX14P
PEG_D2R_C_N<14>	C8484	0.1uF	R28	PCIE_TX14N
PEG_D2R_C_P<15>	C8485	0.1uF	R27	PCIE_TX15P
PEG_D2R_C_N<15>	C8486	0.1uF	E27	PCIE_TX15N

ATI M56 PCI-E
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	84	104	

GPU VCore Current Sense

GPU VCore Supply



Back-Bias Positive Supply


Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP pins.

NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$


$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$



Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.5V when active. When inactive, provides VSS to BBN pins.



GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT OF	85 104

Page Notes

Power aliases required by this page:

- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

8 7 6 5 4 3 2 1

D

C

B


A

D

C

B

A



ATI M56 Core Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT	OF
		86	104


8 7 6 5 4 3 2 1

Page Notes

Power aliases required by this page:
- =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)



ATI M56 Frame Buffer I/F
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	87	104	



ROMCFGID[3..0]
 0000 = 128MB
 0010 = 256MB
 0100 = 64MB
 0110 = Reserved

GPU_GPIO_0	IPD	Serial ROM	TESTIN[0]	Misc	Straps	TX_PWRS_ENB
GPU_GPIO_1	IPD		TESTIN[1]			TX_DEEMPH_EN
GPU_GPIO_2		VDD_VCL	TESTIN[2]			Reserved
GPU_GPIO_3			TESTIN[3]			Reserved
GPU_GPIO_4	IPD		TESTIN[4]			DEBUG_ACCESS
GPU_GPIO_5			TESTIN[5]			Reserved
GPU_GPIO_6			TESTIN[6]			Reserved
GPU_GPIO_7		ENA_BL	TESTIN[7]			Reserved
GPU_GPIO_8		ROMSO	TESTWR			Reserved
GPU_GPIO_9	IPD	ROMSI				ROMIDCFG[3]
GPU_GPIO_10		ROMSK	TESTOUT[8]			Reserved
GPU_GPIO_11	IPD		TESTOUT[9]			Reserved
GPU_GPIO_12	IPD		TESTOUT[10]			Reserved
GPU_GPIO_13	IPD		TESTOUT[11]			Reserved
GPU_GPIO_14			TESTIN[8]			Reserved
GPU_GPIO_15			TESTIN[9]			Reserved
GPU_GPIO_16						Reserved
GPU_GPIO_17						Reserved

Renamed signals

GPU_CLK27M MAKE_BASE=TRUE == GPU_XTALIN


Unused signals

NC_GPU_XTALOUT MAKE_BASE=TRUE	NO_TEST=TRUE	GPU_XTALOUT
NC_ATI_ROMCS_L MAKE_BASE=TRUE	NO_TEST=TRUE	TP_ATI_ROMCS_L
NC_FB_A_MA12 MAKE_BASE=TRUE	NO_TEST=TRUE	TP_FB_A_MA12
NC_FB_B_MA12 MAKE_BASE=TRUE	NO_TEST=TRUE	TP_FB_B_MA12
NC_GPU_GENERICA MAKE_BASE=TRUE	NO_TEST=TRUE	GPU_GENERICA
NC_GPU_GENERICB MAKE_BASE=TRUE	NO_TEST=TRUE	GPU_GENERICB
NC_GPU_GENERICC MAKE_BASE=TRUE	NO_TEST=TRUE	GPU_GENERICC
NC_GPU_VGA_R MAKE_BASE=TRUE	NO_TEST=TRUE	GPU_VGA_R
NC_GPU_VGA_G MAKE_BASE=TRUE	NO_TEST=TRUE	GPU_VGA_G
NC_GPU_VGA_B MAKE_BASE=TRUE	NO_TEST=TRUE	GPU_VGA_B
TP_GPU_VGA_HSYNC MAKE_BASE=TRUE		GPU_VGA_HSYNC
TP_GPU_VGA_VSYNC MAKE_BASE=TRUE		GPU_VGA_VSYNC
NC_GPU_TV_Y MAKE_BASE=TRUE	NO_TEST=TRUE	GPU_TV_Y
NC_GPU_TV_C MAKE_BASE=TRUE	NO_TEST=TRUE	GPU_TV_C
NC_GPU_TV_COMP MAKE_BASE=TRUE	NO_TEST=TRUE	GPU_TV_COMP
NC_LVDS_U_DATAP<3> MAKE_BASE=TRUE	NO_TEST=TRUE	LVDS_U_DATA_P<3>
NC_LVDS_U_DATAN<3> MAKE_BASE=TRUE	NO_TEST=TRUE	LVDS_U_DATA_N<3>
NC_LVDS_L_DATAP<3> MAKE_BASE=TRUE	NO_TEST=TRUE	LVDS_L_DATA_P<3>
NC_LVDS_L_DATAN<3> MAKE_BASE=TRUE	NO_TEST=TRUE	LVDS_L_DATA_N<3>
NC_ATI_DVPCLK MAKE_BASE=TRUE	NO_TEST=TRUE	ATI_DVPCLK
NC_ATI_DVPCNTL<2..0> MAKE_BASE=TRUE	NO_TEST=TRUE	ATI_DVPCNTL<2..0>
NC_ATI_DVPDATA<15..0> MAKE_BASE=TRUE	NO_TEST=TRUE	ATI_DVPDATA<15..0>

Required for debug access

TP_ATI_DVPDATA<23..16> == ATI_DVPDATA<23..16>

Also required: GPIO10 - GPIO13



GPU Straps

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT OF	88 OF 104

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.


GDDR3 Frame Buffer A
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF. Values: D, 051-6941, 12, NONE, 89, 104.

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GDDR3 Frame Buffer B
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHEET	OF	
NONE	90	104	

Page Notes

Power aliases required by this page:



- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:

- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:

(NONE)



U8400 M56P BGA (6 OF 7)

GPIO_0	AD4	GPU_GPIO_0
GPIO_1	AD2	GPU_GPIO_1
GPIO_2	AD1	GPU_GPIO_2
GPIO_3	AD3	GPU_GPIO_3
GPIO_4	AC1	GPU_GPIO_4
GPIO_5	AC2	GPU_GPIO_5
GPIO_6	AC3	GPU_GPIO_6
GPIO_7	AB2	GPU_GPIO_7
GPIO_8	AC6	GPU_GPIO_8
GPIO_9	AC5	GPU_GPIO_9
GPIO_10	AC4	GPU_GPIO_10
GPIO_11	AB3	GPU_GPIO_11
GPIO_12	AB4	GPU_GPIO_12
GPIO_13	AB5	GPU_GPIO_13
GPIO_14	AD5	GPU_GPIO_14
GPIO_15	AB8	GPU_GPIO_15
GPIO_16	AB8	GPU_GPIO_16
GPIO_17	AB7	GPU_GPIO_17
GENERIC_A	AK22	GPU_GENERICA
GENERIC_B	AF23	GPU_GENERICB
GENERIC_C	AE23	GPU_GENERICC
GENERIC_D	AD23	GPU_GENERICD
PANEL_DIGON	AE11	GPU_DIGON
CONTROL_VARY_BL	AD12	GPU_VARY_BL
NC0	AB6	NC
NC_DVOVMODE_0	AK4	NC
NC_DVOVMODE_1	AL4	NC
DVPCLK	AG1	ATI_DVPCLK
DVPCNTL_0	AF2	ATI_DVPCNTL<0>
DVPCNTL_1	AF1	ATI_DVPCNTL<1>
DVPCNTL_2	AF3	ATI_DVPCNTL<2>
DVPDATA_0	AG2	ATI_DVPDATA<0>
DVPDATA_1	AG3	ATI_DVPDATA<1>
DVPDATA_2	AH2	ATI_DVPDATA<2>
DVPDATA_3	AH3	ATI_DVPDATA<3>
DVPDATA_4	AJ2	ATI_DVPDATA<4>
DVPDATA_5	AJ1	ATI_DVPDATA<5>
DVPDATA_6	AK2	ATI_DVPDATA<6>
DVPDATA_7	AK1	ATI_DVPDATA<7>
DVPDATA_8	AK3	ATI_DVPDATA<8>
DVPDATA_9	AL2	ATI_DVPDATA<9>
DVPDATA_10	AL3	ATI_DVPDATA<10>
DVPDATA_11	AM3	ATI_DVPDATA<11>
DVPDATA_12	AE6	ATI_DVPDATA<12>
DVPDATA_13	AF4	ATI_DVPDATA<13>
DVPDATA_14	AF5	ATI_DVPDATA<14>
DVPDATA_15	AG4	ATI_DVPDATA<15>
DVPDATA_16	AJ3	ATI_DVPDATA<16>
DVPDATA_17	AH4	ATI_DVPDATA<17>
DVPDATA_18	AJ4	ATI_DVPDATA<18>
DVPDATA_19	AG5	ATI_DVPDATA<19>
DVPDATA_20	AH5	ATI_DVPDATA<20>
DVPDATA_21	AF6	ATI_DVPDATA<21>
DVPDATA_22	AE7	ATI_DVPDATA<22>
DVPDATA_23	AG6	ATI_DVPDATA<23>
THERMAL_DIODE	DPLUS	ATI_TDIODE_P
	DMINUS	ATI_TDIODE_N
ROM	ROMCS+	TP_ATI_ROMCS_L
TEST	TESTEN	ATI_TESTEN

ATI M56 GPIO/DVO/Misc
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	91	104	

Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Composite/s-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	93	104	

LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PART	VALUE	REF
	SPACING	PHYSICAL			
	VGA	VGA	GPU_R2	73 75	
	VGA	VGA	GPU_G2	73 75	
	VGA	VGA	GPU_B2	73 75	
	LVDS	LVDS	LVDS_U_CLK_P	73 74 77	
	LVDS	LVDS	LVDS_U_CLK_N	73 74 77	
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	73 74 77	
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	73 74 77	
	LVDS	LVDS	LVDS_L_CLK_P	73 74 77	
	LVDS	LVDS	LVDS_L_CLK_N	73 74 77	
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	73 74 77	
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	73 74 77	
	TMDS	TMDS	TMDS_CLK_P	73 75 79	
	TMDS	TMDS	TMDS_CLK_N	73 75 79	
	TMDS	TMDS	TMDS_DATA_P<5..3>	73 75 79	
	TMDS	TMDS	TMDS_DATA_N<5..3>	73 75 79	
	TMDS	TMDS	TMDS_DATA_P<2..0>	73 75 79	
	TMDS	TMDS	TMDS_DATA_N<2..0>	73 75 79	



INVERTER INTERFACE



Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	94		104

TMDS Filtering

Place series R's and common-mode filtering close to GPU, common mode chokes near connector.



VGA SYNC BUFFERS




PLACE U9750 & U9751 CLOSE TO DVI CONNECTOR

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
	TMDS	TMDS	TMDS_CLK_R_P 75
	TMDS	TMDS	TMDS_CLK_R_N 75
	TMDS	TMDS	TMDS_DATA_R_P<5..0> 75
	TMDS	TMDS	TMDS_DATA_R_N<5..0> 75
	TMDSCONN	TMDSCONN	TMDS_CLK_F_P 75 79
	TMDSCONN	TMDSCONN	TMDS_CLK_F_N 75 79
	TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..0> 75 79
	TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..0> 75 79

ANALOG FILTERING


PLACE CLOSE TO CONNECTOR



DVI INTERFACE


DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



Isolation required for DVI power switch

3V LEVEL SHIFTERS



External Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	97	104	

8

7

6

5

4

3


2

1

D

D


Left ALS Connector



C

C

Bluetooth (M13P) & SATA HDD Flex Connector



B

B

A

A

M1 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	98	104	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0v.



LVDS Interface Pull-downs

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	99	104	

8	7	6	5	4	3	2	1								
<p>Date - Radar # - Description</p> <p>DMS Release #03000 (RFA #394758)</p> <p>2005/08/11 - 4214109 - Changed J4931 to proper 518S0342 part. 2005/08/12 - 4231030 - Changed pinout of J4960, added placement notes.</p> <p>Changes from Proto Branch (DMS Release #04000):</p> <p>2005/08/27 - 4230219 - Changed Y3301 to non-obsolete part. 2005/08/27 - 4235208 - Changed value of R7707 to fix 2.5V S3 supply. 2005/08/27 - 4235213 - Changed R8305, R8310, R8315 to slow down FET RCs. 2005/08/27 - 4235401 - Moved a few pins at LIO BTB connector.</p> <p>2005/08/27 - 4227325 - Removed S0 option for camera, now S3-only. 2005/08/27 - 4227369 - Removed SMC options for display/backlight, now GPU-only. 2005/08/27 - 4225433 - Changed PBUS voltage sense circuit. 2005/08/28 - 4217535 - Added Left ALS FFC connector. 2005/08/28 - 4232563 - Changed analog video from Y/C/Comp to G2/R2/B2. 2005/08/28 - 4235203 - Changed BOM settings to stuff R2251. 2005/08/28 - 4217524 - Added LEFT ALS connector (J6430). 2005/08/28 - 4217535 - OMITs and tables to change 4-pin WTB connector parts. 2005/08/28 - 4221973 - Added pull-up for SB GPIO22 (REQ4#). 2005/08/28 - 4225369 - Changed ISL6269 PVCC aliases, added RC for 3.3V S5. 2005/08/28 - 4225433 - Changed PBUS Voltage Sense circuit. 2005/08/28 - 4227322 - Changed FW323 PCI_VIOS pin from 3.3V S0 to 3.3V S3. 2005/08/28 - 4235179 - OMIT and table to change 8-pin DC-In connector to 6-pin. 2005/08/28 - 4235179 - Changed PBUS net names to merge PBUS A & PBUS B. 2005/08/28 - 4232715 - Added FireWire ISense resistor, changed INA193 to INA194. 2005/08/28 - 4235217 - Added RC on Q3820 gate to slow down ODD FET turn-on. 2005/08/28 - 4225369 - OMITs and tables for staged LeMenu BOM approach. 2005/08/28 - 4227323 - Repinned Top-Case Flex connector.</p> <p>DMS Checkin #04001</p> <p>2005/08/29 - 4235179 - Changed J8200 to proper 6-pin part. 2005/08/29 - 4232826 - Changed MEM_ODT* from RPAKs to discrete Rs. 2005/08/29 - 4217524 - Changed R6430 from 4.5K to 3.5K. 2005/08/29 - 4237119 - Changed LIO 5V S3 to 5V S5. 2005/08/29 - 4225369 - Changed 3.3V S5 sequence to follow 5V S5 PGOOD. 2005/08/29 - 4227336 - Changed Y5920 to 197S0169. 2005/08/29 - 4227309 - Resolved sync issues with M38 (SB page 21). 2005/08/29 - 4227310 - Resolved sync issues with M38 (SB page 22). 2005/08/29 - 4227312 - Resolved sync issues with M38 (SB page 23). 2005/08/29 - 4227322 - Sync page 44 with M42 to fix FW power net S-states. 2005/08/29 - 4227332 - Resolved sync issues with M38 (SMC page 58). 2005/08/29 - 4227335 - Changed U5900 to resolve ROHS issue.</p> <p>DMS Checkin #04002</p> <p>2005/08/30 - 4225433 - Fixed voltage divider values in PBUS VSense circuit. 2005/08/30 - 4217535 - Removed BOM tables and OMITs for new 4-pin WTB connector. 2005/08/31 - 4214109 - Reversed pinout of J4931 to match updated PCB footprint. 2005/08/31 - 4227328 - Added ESD protection diode on right USB port. 2005/08/31 - 4223808 - Various power supply R/C updates, plus some R/C adds. 2005/08/31 - 4227315 - Changed BSA bus pull-ups from 2K to 10K. 2005/08/31 - 4237025 - Added R8824 and R8827 for GPU memory configuration straps.</p> <p>DMS Checkin #04003</p> <p>2005/08/31 - 4240157 - Corrected pinout at SATA/BT conn (J4960) to match flex. 2005/08/31 - 4240150 - Swapped PCIE Mini Card R2D/D2R connections at J5500. 2005/08/31 - 4232563 - Corrected net properties on R2/G2/B2 nets. 2005/08/31 - 4227306 - Swapped primary & alt part numbers for CPU VCore caps. 2005/08/31 - 4240300 - Changed C6455 to a smaller part for cost & MCO. 2005/08/31 - 4240486 - Power line width & neck reductions at PCB request. 2005/08/31 - 4240257 - Swapped some top & bottom EMC connections at DVI connector.</p> <p>DMS Checkin #04004</p> <p>2005/08/31 - 4227328 - Changed EMI caps from 50V to 16V to fid in ESD protection.</p> <p>DMS Checkin #04005</p> <p>2005/09/02 - 4241087 - Fixed pinout of USB D+/D- at camera connector to match FHB. 2005/09/02 - 4243269 - Inverted GPU VCore control, adjusted supply R values. 2005/09/02 - 4244019 - Moved GPU-related power alias from PP3V3_S0 to PP3V3_S0_GPU. 2005/09/02 - 4240486 - Adjusted line/neck widths, changed J4931 to 518S0371.</p> <p>DMS Checkin #04006</p> <p>2005/09/03 - 4232534 - Fixed documentation of battery address on I2C page. 2005/09/03 - 4244484 - Changed P1V5S0_RUNSS circuit to work properly in G3Hot. 2005/09/03 - 4244539 - Added GPUVCORE_PGOOD to 1.2V, 1.8V, & 2.5V S0 sequence. 2005/09/03 - 4227315 - Changed SMBus pull-ups to 4.7K. 2005/09/03 - 4232534 - Added notes for power supplies and connectors.</p> <p>DMS Checkin #04007</p> <p>2005/09/06 - 4240486 - Removed NO_TEST property from GPU HSYNC and VSYNC. 2005/09/06 - 4246683 - Removed NO_STUFF option from R8805 per ATI request. 2005/09/06 - 4232534 - Fixed label BOM tables to call out proper EEE #'s.</p> <p>DMS Release #05000-07000 (Proto 2 releases)</p> <p>2005/09/08 - 4247941 - Net property & name changes to support PCB/ICT requests. 2005/09/08 - 4248911 - Sync with M38 & M42. 2005/09/08 - 4214493 - Combined RTC coin cell diodes into dual-diode package. 2005/09/08 - 4229560 - First implementation of Physical Security Guidelines. 2005/09/16 - 4256660 - Updated FUNC TEST property for merged PBUS. 2005/09/16 - 4229560 - Changed FW PCI REQ/GNT pair for Physical Security. 2005/09/19 - 4247941 - GND line/neck/voltage properties updated per PCB request. 2005/09/19 - 4235898 - Moved signal alias to improve schematic reuse. 2005/09/20 - 4214847 - Updated L1970 (old part no longer exists in library). 2005/09/21 - 4227306 - Changed CPU VCore caps to proper production part number. 2005/09/21 - 4234952 - Replaced FDG6324L parts with FDG6332C for cost & supply. 2005/09/26 - 4239505 - Updated J4200 (old part no longer exists in library). 2005/09/26 - 4274915 - Thermal sensor BOM updates from Proto 2 MLB branch. 2005/09/26 - 4274915 - U6301 part number updated to M1 development BootROM.</p>		<p>Date - Radar # - Description</p> <p>DMS Checkin #07001</p> <p>2005/09/28 - 4221965 - Added 2.2uF caps on SO-DIMM VREF pins. 2005/09/28 - 4278828 - Adjusted P5VS5_PGOOD R's, added cap on PM_RSMRST_L. 2005/09/29 - 4232826 - Swapped Vtt RPAK functions to free up unnecessary part. 2005/09/30 - 4261313 - Added placeholder connector for IR FFC connector. 2005/09/30 - 4282162 - Changed GPU BBN supply to MAX1673. 2005/09/30 - 4248911 - Sync with M38 & M42. 2005/09/30 - 4282349 - Added CRITICAL flags to parts identified in scrub. 2005/09/30 - 4274915 - C1001 stuffing change from Proto 2 MLB branch.</p> <p>DMS Checkin #07002</p> <p>2005/10/04 - 4256409 - Changed fan CTL series R's to 2N7002 level-shifter. 2005/10/04 - 4261313 - Deleted placeholder connector, grew HDD connector for IR. 2005/10/04 - 4281394 - BOM option change to stuff right USB ESD protection part. 2005/10/06 - 4227330 - Added ESD protection on top-case USB port. 2005/10/07 - 4286888 - BOM restructuring per EVT build plan. 2005/10/07 - 4292633 - Changed IMVP6 10K NTC from 10% to 5% part. 2005/10/07 - 4248911 - Sync with M38 & M42.</p> <p>DMS Checkin #07003</p> <p>2005/10/08 - 4214493 - Simplified FireWire port power circuit for BOM consolidation. 2005/10/08 - 4293072 - Various BOM / connection changes at IMVP6 (CPU VCore). 2005/10/08 - 4286729 - Changed value of TPM Xtal caps. 2005/10/08 - 4290735 - Swapped trackpad & PCIE Mini Card USB connections. 2005/10/09 - 4235898 - Part moves & refdes changes to support sync with M9. 2005/10/09 - 4214494 - Changed GPU VCore supply enable to use 1.2V/2.5V S3 PGOODs. 2005/10/09 - 4272237 - Changed 2.5V S0 FET RC to 100K to slow down turn-on.</p> <p>DMS Checkin #07004</p> <p>2005/10/10 - 4232826 - Swapped Vtt RPAK functions to optimize layout. 2005/10/10 - 4247941 - Net property updates found via back-annotation.</p> <p>DMS Checkin #07005</p> <p>2005/10/10 - 4229560 - Removed Physical Security circuitry. 2005/10/10 - 4214493 - Cost reductions to GPU power supply circuitry. 2005/10/10 - 4214847 - Changed 0-ohm resistor to solder jumper. 2005/10/10 - 4248911 - Sync with M38 & M42. 2005/10/10 - 4295280 - Changed sleep LED connection per new SMC ERS.</p> <p>DMS Checkin #07006</p> <p>2005/10/11 - 4261313 - Updated SATA connector pinout to match latest flex. 2005/10/11 - 4227308 - Deleted unnecessary MCH TVDAC filtering. 2005/10/11 - 4229560 - Changed SB GNT3#/GNT4# back to test points. 2005/10/12 - 4248911 - Sync with M38 & M42. 2005/10/12 - 4298899 - Changed stuffing option to disable PLT_RST gating. 2005/10/12 - 4297684 - Split FW323 VSSA from VSS to reduce noise. 2005/10/12 - 4223808 - Power supply changes per vendor feedback. 2005/10/12 - 4227320 - Updated SB pin name for GPIO 5 (ODD_PWR_EN_L). 2005/10/12 - 4244539 - Retasked FET to control 3.3V S0 FET from GPU VCore PGOOD. 2005/10/12 - 4247941 - Added properties to resolve a PCB constraint issue. 2005/10/12 - 4214493 - Consolidated 0.22uF caps in design. 2005/10/12 - 4298905 - Changed ethernet VMAIN_AVLBL connection. 2005/10/12 - 4298943 - Replaced last remaining non-RoHS compliant connector. 2005/10/12 - 4214494 - Implemented circuit to power down ethernet in S3 on battery.</p> <p>DMS Checkin #07007</p> <p>2005/10/13 - 4247941 - Swapped pins at trackpad ESD protection diode.</p> <p>DMS Checkin #07008</p> <p>2005/10/13 - 4247941 - Unswapped pins at trackpad ESD protection diode.</p> <p>DMS Checkin #07009</p> <p>2005/10/13 - 4247941 - Removed NO_TEST properties from CPU FSB strobe signals. 2005/10/13 - 4247941 - Spacing/Physical rule updates to match latest board database. 2005/10/14 - 4247941 - Restored NO_TEST properties, added EXPOSED_VIA properties. 2005/10/17 - 4292633 - Changed remaining 10K NTCs to new 5% part. 2005/10/17 - 4304248 - Updated GPU VCore / BBP voltages for B13/B24 support.</p> <p>DMS Release #08000-11000 (EVT releases)</p> <p>2005/10/20 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk. 2005/10/21 - 4310267 - Synced 3 pages from mlb_evt branch back to trunk. 2005/10/21 - 4235898 - Synced 2 pages from m9/mlb. 2005/10/26 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk. 2005/11/03 - 4310267 - Synced 6 pages from mlb_evt branch back to trunk. 2005/11/15 - 4310267 - Synced 5 pages from mlb_evt branch back to trunk. 2005/11/15 - 4298899 - Removed unused platform reset gate. 2005/11/15 - 4322537 - Updated thru-hole SO-DIMM connector part number. 2005/11/16 - 4345498 - Updated Ethernet & FireWire crystal part numbers. 2005/11/16 - 4235898 - Aliased connection to ALS_GAIN to support M9 request. 2005/11/16 - 4235898 - Changed Yukon power rail neck widths per M9 request. 2005/11/16 - 4227333 - Updated SMC net names per ERS v1.2.1. 2005/11/16 - 4345921 - FUNC TEST updates per test team request. 2005/11/16 - 4346006 - Updated J5500 pinout to match updated LIO board pinout. 2005/11/16 - 4343202 - Changed USB overcurrent switch to TPS2051B, added OC* RC. 2005/11/16 - 4346184 - Inserted common-mode chokes on SATA R2D/D2R pairs.</p> <p>DMS Checkin #11001</p> <p>2005/11/16 - 4235898 - Sync with M38 & M42. 2005/11/16 - 4298899 - Fixed ethernet reset net name on page 26. 2005/11/16 - 4227333 - Fixed single-pin nets caused by SMC net name updates. 2005/11/18 - 4235898 - Changed R4210 package size per M9 request. 2005/11/18 - 4235898 - Changed C9710 GND connection per M9 request. 2005/11/19 - 4346184 - Fixed location of SATA R2D common-mode choke. 2005/11/19 - 4347717 - Changed SMS self-test pull-up to pull-down. 2005/11/19 - 4350840 - Simplified TMDs filtering to allow movement of filter. 2005/11/19 - 4229560 - Changed FW chip back to REQ/GNT3. 2005/11/19 - 4350849 - Added option to connect SB GPIO30 to ENET_LOM_DIS_L. 2005/11/19 - 4340256 - Changed topcase flex trackpad power from 3.3V to 5V. 2005/11/19 - 4292165 - Refreshed schematic symbol for U3750 (library update).</p>		<p>Date - Radar # - Description</p> <p>DMS Checkin #11002</p> <p>2005/11/21 - 4351196 - Added 1K pull-down on IDE_RESET_L. 2005/11/21 - 4343202 - Changed RC value and net name for USB OC. 2005/11/22 - 4350840 - Swapped TMDs termination components for placement. 2005/11/22 - 4352020 - Changed 2.5V S3 supply inductor & compensation values. 2005/11/28 - 4347845 - Added pull-down resistors on LVDS interface. 2005/11/30 - 4227340 - Removed CPU VCore current sense input RC. 2005/11/30 - 4343167 - Added CRITICAL flags to some more parts. 2005/11/30 - 4343864 - Added EMI/ESD parts at camera connector. 2005/11/30 - 4351181 - Changed ITP connector BOM option. 2005/11/30 - 4351196 - Changed IDE_RESET_L pull-down from 1K to 15K. 2005/11/30 - 4358831 - Added pull-downs on two SB-to-SMC signals. 2005/12/01 - 4362404 - Changed TMDs diff term from 100-ohm to 180-ohm. 2005/12/01 - 4352020 - Changed 2.5V supply inductor to RoHS-compliant part. 2005/12/01 - 4227340 - Changed supply for 1.8V S3 current sense amp. 2005/12/01 - 4362566 - Restructured BOM for thick/thin PCB versions. 2005/12/01 - 4347845 - RPAK pinswaps to LVDS pull-downs for PCB layout.</p> <p>DMS Checkin #11003</p> <p>2005/12/02 - 4256256 - Added BOMOPTION to R8801 to allow per-project control. 2005/12/02 - 4363848 - Removed M56 GPU die rev B13 support from BOM. 2005/12/02 - 4363870 - Removed M1a support from BOM. 2005/12/02 - 4217524 - Updated part number for J6430.</p> <p>DMS Release #12000</p>											
<p>8</p>		<p>7</p>		<p>6</p>		<p>5</p>		<p>4</p>		<p>3</p>		<p>2</p>		<p>1</p>	


12

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		100	104



M1 Net Properties
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	104		104