

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

Mullet

M1 MLB
Pansy Build - 08/10/2005

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
03		39475	ENGINEERING RELEASE	08/10/05	


Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	07/26/2005
8	8	CPU 2 OF 2-PWR/GND	M42	07/26/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISC1-TEMP SENSOR	M42	08/04/2005
11	11	CPU ITP700FLEX DEBUG	M42	07/26/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21		M38	07/26/2005
22	22		M38	07/26/2005
23	23		M38	07/29/2005
24	24		M38	07/26/2005
25	25		M38	08/04/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	08/04/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	08/04/2005
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	44	FIREWIRE CONTROLLER	M42	07/26/2005
40	45	FireWire Port Power	(MASTER)	(MASTER)


Page	(.csa)	Contents	Sync	Date
41	46	FireWire Ports	(MASTER)	(MASTER)
42	49	Internal USB Connections	(MASTER)	(MASTER)
43	52	External USB Connector	(MASTER)	(MASTER)
44	55	Left I/O Board Connector	(MASTER)	(MASTER)
45	57	PCI-E Connections	(MASTER)	(MASTER)
46	58		M38	07/26/2005
47	59	SMC Support	(MASTER)	(MASTER)
48	60	LPC+ Debug Connector	M42	07/26/2005
49	61	Thermal Sensors	(MASTER)	(MASTER)
50	62	Current & Voltage Sensing	(MASTER)	(MASTER)
51	63	SPI BOOTROM	M42	07/26/2005
52	64	ALS Support	(MASTER)	(MASTER)
53	65	Fan Connectors	(MASTER)	(MASTER)
54	66	SMS	M42	07/26/2005
55	67		M38	08/04/2005
56	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
57	76	5V / 1.5V Power Supply	(MASTER)	(MASTER)
58	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
59	78	1.8V Supply	(MASTER)	(MASTER)
60	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
61	80	3.3V G3Hot Supply	(MASTER)	(MASTER)
62	81	Power Aliases	(MASTER)	(MASTER)
63	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
64	83	S3/S0 FETs & Power Control	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	103	M1 Net Properties	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-6941	1	SCHEM, MULLET, M1	SCH		
820-1881	1	PCBF, MULLET, M1	PCB		
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:TSQ]	CRITICAL	

DRAWING
TITLE=MULLET
ABBREV=DRAWING
LAST MODIFIED=Wed Aug 10 08:42:29 2005

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	ENG APPD	MFG APPD		
X.XXX :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				051-6941	REV. 03
				SHT 1 OF 103	



System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SH# 2	OF 103



Power Block Diagram
 SYNC_MASTER=N/A SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	3	103	

8	7	6	5	4	3	2	1																														
<table border="1"> <thead> <tr> <th>BOM NUMBER</th> <th>BOM NAME</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>630-7207</td> <td>PCBA,MULLET_128,M1</td> <td>075-0137,075-0139,075-0140</td> </tr> <tr> <td>630-7254</td> <td>PCBA,MULLET_256,M1</td> <td>075-0138,075-0139,075-0140</td> </tr> <tr> <td>075-0137</td> <td>128,MULLET,M1</td> <td>VRAM_128</td> </tr> <tr> <td>075-0138</td> <td>256,MULLET,M1</td> <td>VRAM_256,GPU_MEM_256M</td> </tr> <tr> <td>075-0139</td> <td>PROJ_PTS,MULLET,M1</td> <td>ALTERNATE,COMMON,M1_COMMON1,M1_COMMON2,M1_DEBUG</td> </tr> <tr> <td>075-0140</td> <td>LEMENU_PTS,MULLET,M1</td> <td>LEMENU</td> </tr> </tbody> </table>								BOM NUMBER	BOM NAME	BOM OPTIONS	630-7207	PCBA,MULLET_128,M1	075-0137,075-0139,075-0140	630-7254	PCBA,MULLET_256,M1	075-0138,075-0139,075-0140	075-0137	128,MULLET,M1	VRAM_128	075-0138	256,MULLET,M1	VRAM_256,GPU_MEM_256M	075-0139	PROJ_PTS,MULLET,M1	ALTERNATE,COMMON,M1_COMMON1,M1_COMMON2,M1_DEBUG	075-0140	LEMENU_PTS,MULLET,M1	LEMENU									
BOM NUMBER	BOM NAME	BOM OPTIONS																																			
630-7207	PCBA,MULLET_128,M1	075-0137,075-0139,075-0140																																			
630-7254	PCBA,MULLET_256,M1	075-0138,075-0139,075-0140																																			
075-0137	128,MULLET,M1	VRAM_128																																			
075-0138	256,MULLET,M1	VRAM_256,GPU_MEM_256M																																			
075-0139	PROJ_PTS,MULLET,M1	ALTERNATE,COMMON,M1_COMMON1,M1_COMMON2,M1_DEBUG																																			
075-0140	LEMENU_PTS,MULLET,M1	LEMENU																																			
<table border="1"> <thead> <tr> <th>BOM GROUP</th> <th>BOM OPTIONS</th> </tr> </thead> <tbody> <tr> <td>M1_COMMON1</td> <td>CAMERA_S3,CPUCORE_2PIN,GPU_BB_CTL,GPU_THM_A_GPU,INVERTER_BUF,KBDLED_HAS,LCD_CTL_GPU</td> </tr> <tr> <td>M1_COMMON2</td> <td>MEMVREF_S3,MEMVTT_EN_PU,PLTRST_GATE_STUFF,PROTO_ONLY,USB_C_OC_PU,USB_D_OC_PU</td> </tr> <tr> <td>M1_DEBUG</td> <td>DEVELOPMENT,ITP,LPCPLUS</td> </tr> </tbody> </table>								BOM GROUP	BOM OPTIONS	M1_COMMON1	CAMERA_S3,CPUCORE_2PIN,GPU_BB_CTL,GPU_THM_A_GPU,INVERTER_BUF,KBDLED_HAS,LCD_CTL_GPU	M1_COMMON2	MEMVREF_S3,MEMVTT_EN_PU,PLTRST_GATE_STUFF,PROTO_ONLY,USB_C_OC_PU,USB_D_OC_PU	M1_DEBUG	DEVELOPMENT,ITP,LPCPLUS																						
BOM GROUP	BOM OPTIONS																																				
M1_COMMON1	CAMERA_S3,CPUCORE_2PIN,GPU_BB_CTL,GPU_THM_A_GPU,INVERTER_BUF,KBDLED_HAS,LCD_CTL_GPU																																				
M1_COMMON2	MEMVREF_S3,MEMVTT_EN_PU,PLTRST_GATE_STUFF,PROTO_ONLY,USB_C_OC_PU,USB_D_OC_PU																																				
M1_DEBUG	DEVELOPMENT,ITP,LPCPLUS																																				
<h3>Phantom BOM #'s</h3> <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr> <td>075-0137</td> <td>1</td> <td>128,MULLET,M1</td> <td>BOM1</td> <td></td> <td>075-0137</td> </tr> <tr> <td>075-0138</td> <td>1</td> <td>256,MULLET,M1</td> <td>BOM2</td> <td></td> <td>075-0138</td> </tr> <tr> <td>075-0139</td> <td>1</td> <td>PROJ_PTS,MULLET,M1</td> <td>BOM3</td> <td></td> <td>075-0139</td> </tr> <tr> <td>075-0140</td> <td>1</td> <td>LEMENU_PTS,MULLET,M1</td> <td>BOM4</td> <td></td> <td>075-0140</td> </tr> </tbody> </table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	075-0137	1	128,MULLET,M1	BOM1		075-0137	075-0138	1	256,MULLET,M1	BOM2		075-0138	075-0139	1	PROJ_PTS,MULLET,M1	BOM3		075-0139	075-0140	1	LEMENU_PTS,MULLET,M1	BOM4		075-0140
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																
075-0137	1	128,MULLET,M1	BOM1		075-0137																																
075-0138	1	256,MULLET,M1	BOM2		075-0138																																
075-0139	1	PROJ_PTS,MULLET,M1	BOM3		075-0139																																
075-0140	1	LEMENU_PTS,MULLET,M1	BOM4		075-0140																																
<h3>Module Parts</h3> <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>QTY</th> <th>DESCRIPTION</th> <th>REFERENCE DES</th> <th>CRITICAL</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr> <td>333S0354</td> <td>4</td> <td>IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA</td> <td>U8900,U8950,U9000,U9050</td> <td>CRITICAL</td> <td>VRAM_128</td> </tr> <tr> <td>333S0350</td> <td>4</td> <td>IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA</td> <td>U8900,U8950,U9000,U9050</td> <td>CRITICAL</td> <td>VRAM_256</td> </tr> <tr> <td>341S1797</td> <td>1</td> <td>IC,EEPROM,SERIAL IIC,8KBIT,SO8</td> <td>U4102</td> <td>CRITICAL</td> <td>LEMENU</td> </tr> </tbody> </table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	333S0354	4	IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_128	333S0350	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_256	341S1797	1	IC,EEPROM,SERIAL IIC,8KBIT,SO8	U4102	CRITICAL	LEMENU						
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																
333S0354	4	IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_128																																
333S0350	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_256																																
341S1797	1	IC,EEPROM,SERIAL IIC,8KBIT,SO8	U4102	CRITICAL	LEMENU																																
<h3>Alternate Parts</h3> <table border="1"> <thead> <tr> <th>PART NUMBER</th> <th>ALTERNATE FOR PART NUMBER</th> <th>REFERENCE DESIGNATOR(S)</th> <th>DESCRIPTION</th> <th>BOM OPTION</th> </tr> </thead> <tbody> <tr> <td>998-1175</td> <td>128S0074</td> <td>C0935,C0950,C0952,C0953,C0954,C1900</td> <td>470uF,2.5V,7mOhm</td> <td></td> </tr> </tbody> </table>								PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION	998-1175	128S0074	C0935,C0950,C0952,C0953,C0954,C1900	470uF,2.5V,7mOhm																					
PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION																																	
998-1175	128S0074	C0935,C0950,C0952,C0953,C0954,C1900	470uF,2.5V,7mOhm																																		
<div style="text-align: right;"> <table border="1"> <tr> <td colspan="3">BOM Configuration</td> </tr> <tr> <td>SYNC_MASTER=N/A</td> <td colspan="2">SYNC_DATE=N/A</td> </tr> <tr> <td colspan="3">NOTICE OF PROPRIETARY PROPERTY</td> </tr> <tr> <td colspan="3">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td> </tr> <tr> <td colspan="3">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td> </tr> <tr> <td colspan="3">II NOT TO REPRODUCE OR COPY IT</td> </tr> <tr> <td colspan="3">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td> </tr> </table> </div>								BOM Configuration			SYNC_MASTER=N/A	SYNC_DATE=N/A		NOTICE OF PROPRIETARY PROPERTY			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			II NOT TO REPRODUCE OR COPY IT			III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART											
BOM Configuration																																					
SYNC_MASTER=N/A	SYNC_DATE=N/A																																				
NOTICE OF PROPRIETARY PROPERTY																																					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																					
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																					
II NOT TO REPRODUCE OR COPY IT																																					
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																					
<table border="1"> <tr> <td rowspan="2" style="text-align: center;">  APPLE COMPUTER INC. </td> <td>SIZE</td> <td>DRAWING NUMBER</td> <td>REV.</td> </tr> <tr> <td>D</td> <td>051-6941</td> <td>03</td> </tr> <tr> <td>SCALE</td> <td colspan="2">SHT OF</td> <td></td> </tr> <tr> <td>NONE</td> <td colspan="2">4 OF</td> <td>103</td> </tr> </table>								 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.	D	051-6941	03	SCALE	SHT OF			NONE	4 OF		103															
 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.																																		
	D	051-6941	03																																		
SCALE	SHT OF																																				
NONE	4 OF		103																																		
8	7	6	5	4	3	2	1																														

Functional Test Points

Power Supply NO_TESTS

NO_TEST	Value	Pin
TRUE	IMVP6_RBIAS	56
TRUE	IMVP6_COMP	56
TRUE	P5V5S_RUNSS	57 64
TRUE	P1V5S0_RUNSS	57 64
TRUE	P2V5S3_MODE	58
TRUE	P2V5S3_SHDNRT	58 64
TRUE	P1V2S3_RT	58
TRUE	P1V2S3_RUNSS	58 64
TRUE	P1V8S3_COMP	59
TRUE	P1V8S3_FSET	59
TRUE	P3V3S5_COMP	60
TRUE	P3V3S5_FSET	60
TRUE	P1V05S0_COMP	60
TRUE	P1V05S0_FSET	60
TRUE	P3V42G3H_FB	61
TRUE	GPUVCORE_COMP	66
TRUE	GPUVCORE_FSET	66
TRUE	GPUBBP_ADJ	66

CPU FSB NO_TESTS

NO_TEST	Value	Pin
TRUE	FSB_A L<31..3>	7 12 76
TRUE	FSB_ADS_L	7 12 76
TRUE	FSB_ADSTB L<1..0>	7 12 76
TRUE	FSB_BNR_L	7 12 76
TRUE	FSB_BREQ0_L	7 12 76
TRUE	FSB_D L<63..0>	7 12 76
TRUE	FSB_DBSY_L	7 12 76
TRUE	FSB_DINV L<3..0>	7 12 76
TRUE	FSB_DRDY_L	7 12 76
TRUE	FSB_DSTBN L<3..0>	7 12 76
TRUE	FSB_DSTBP L<3..0>	7 12 76
TRUE	FSB_HIT_L	7 12 76
TRUE	FSB_HITM_L	7 12 76
TRUE	FSB_LOCK_L	7 12 76
TRUE	FSB_REQ L<4..0>	7 12 76

Fan Connectors

FUNC_TEST	Pin
=PP5V_S0_FAN_LT	53 62
FAN_LT_PWM	53
FAN_LT_TACH	53
FAN_RT_PWM	53
FAN_RT_TACH	53

FUNC_TEST property removed since these test points are not on the proper side for Functional Test points.

LPC+ Debug Connector

FUNC_TEST	Pin
TRUE =PP3V3_S5_LPCPLUS	48 62
TRUE =PP5V_S0_LPCPLUS	48 62
TRUE LPC_AD<0>	21 46 48 55
TRUE LPC_AD<1>	21 46 48 55
TRUE LPC_FRAME_L	21 46 48 55
TRUE FM_CLKRUN_L	23 39 46 48 55
TRUE BOOT_LPC_SPI_L	22 47 48
TRUE SMC_TMS	46 47 48
TRUE DEBUG_RST_L	26 48
TRUE SMC_TRST_L	46 48
TRUE SMC_TDO	46 47 48
TRUE SMC_MD1	46 48
TRUE SMC_TX_L	46 47 48
TRUE FWH_INIT_L	21 47 48
TRUE PCI_CLK_PORT80_LPC	34 48
TRUE LPC_AD<2>	21 46 48 55
TRUE LPC_AD<3>	21 46 48 55
TRUE INT_SERIRQ	23 46 48 55
TRUE PM_SUS_STAT_L	23 46 48 55
TRUE SMC_TDI	46 47 48
TRUE SMC_TCK	46 47 48
TRUE SMC_RST_L	46 47 48
TRUE SMC_NMI	46 48
TRUE SMC_RX_L	46 47 48
TRUE SV_SET_UP	23 48

Other Func Test Points

FUNC_TEST	Pin
TRUE =PP1V05_S0_REG	50 60 62

Battery Digital Connector

FUNC_TEST	Pin
TRUE SMC_BS_ALERT_L	46 47 63
TRUE =SMBUS_BATT_SCL	27 63
TRUE =SMBUS_BATT_SDA	27 63
TRUE GND_BATT	63

Left I/O Data Connector

FUNC_TEST	Pin
TRUE =PP1V5_S0_LIO	44 62
TRUE =PPDCIN_G3H_LIO	44 62
TRUE =PP5V_S3_LIO	44 62
TRUE =PP3V42_G3H_LIO	44 62
TRUE PP5V_S0_AUDIO_PWR	44
TRUE PP5V_S0_AUDIO	44
TRUE GND_AUDIO_PWR	44
TRUE GND_AUDIO	44
TRUE ACZ_SDATAIN<0>	21 44 76
TRUE ACZ_SDATAOUT	21 44 76
TRUE ACZ_BITCLK	21 44 76
TRUE ACZ_RST_L	21 44 76
TRUE EXCARD_OC_L	6 44 47
TRUE LTUSB_OC_L	6 44
TRUE LIO_BATT_ISENSE	44 50
TRUE SMC_SYS_ISET	44 46
TRUE SMC_BATT_ISET	44 46
TRUE SMC_BATT_CHG_EN	44 46 47
TRUE SMC_BC_ACOK	44 46 47
TRUE SMC_PS_ON	40 44 46 47
TRUE LIO_P3V3S0_EN_L	44 64
TRUE LIO_DCIN_ISENSE	44 50
TRUE LIO_P3V3S3_EN	44 64
TRUE SMC_BATT_TRICKLE_EN_L	44 46 47
TRUE SYS_ONEWIRE	44 46 47
TRUE MINI_CLKREQ_L	34 44
TRUE SMC_EXCARD_CP	44 46 47
TRUE EXCARD_CLKREQ_L	34 44
TRUE SMC_EXCARD_PWR_EN	44 46
TRUE LIO_PLT_RESET_L	26 44
TRUE ACZ_SYNC	21 44 76
TRUE =USB2_LT_N	6 44
TRUE =USB2_LT_P	6 44
TRUE =USB2_EXCARD_N	6 44
TRUE =USB2_EXCARD_P	6 44
TRUE =PCIE_EXCARD_R2D_N	44 45
TRUE =PCIE_EXCARD_R2D_P	44 45
TRUE =PCIE_EXCARD_D2R_N	44 45
TRUE =PCIE_EXCARD_D2R_P	44 45
TRUE PCIE_CLK100M_EXCARD_P	34 44
TRUE PCIE_CLK100M_EXCARD_N	34 44
TRUE =USB2_MINI_N	6 44
TRUE =USB2_MINI_P	6 44
TRUE =PCIE_MINI_R2D_N	44 45
TRUE =PCIE_MINI_R2D_P	44 45
TRUE =PCIE_MINI_D2R_N	44 45
TRUE =PCIE_MINI_D2R_P	44 45
TRUE PCIE_CLK100M_MINI_P	34 44
TRUE PCIE_CLK100M_MINI_N	34 44
TRUE =SMBUS_LIO_SMC_SCL	27 44
TRUE =SMBUS_LIO_SMC_SDA	27 44
TRUE =SMBUS_LIO_SB_SCL	27 44
TRUE =SMBUS_LIO_SB_SDA	27 44
TRUE PCIE_WAKE_L	23 37 44

Left I/O Power Connector

FUNC_TEST	Pin
TRUE =PPBUSA_G3H_LIO_CONN	62 63
TRUE =PPBUSB_G3H_LIO_CONN	62 63
TRUE GND	

Request for at least 10 GND test points

Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		5	103




NC CPU A32 L == TP_CPU_A32_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A33 L == TP_CPU_A33_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A34 L == TP_CPU_A34_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A35 L == TP_CPU_A35_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A36 L == TP_CPU_A36_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A37 L == TP_CPU_A37_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A38 L == TP_CPU_A38_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A39 L == TP_CPU_A39_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU APM0 L == TP_CPU_APM0_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU APM1 L == TP_CPU_APM1_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU_EXTBREF == TP_CPU_EXTBREF
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU_HFPLL == TP_CPU_HFPLL
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU_SPARE0 == TP_CPU_SPARE0
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU_SPARE1 == TP_CPU_SPARE1
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU_SPARE2 == TP_CPU_SPARE2
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU_SPARE4 == TP_CPU_SPARE4
 MAKE_BASE=TRUE
 NO_TEST=TRUE

NC MEM_A_A<15..14> == MEM_A_A<15..14>
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC MEM_B_A<15..14> == MEM_B_A<15..14>
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NB_CFG<4..3> == NB_CFG<4..3>
 MAKE_BASE=TRUE
 TP_NB_CFG<6> == NB_CFG<6>
 MAKE_BASE=TRUE
 TP_NB_CFG<8> == NB_CFG<8>
 MAKE_BASE=TRUE
 TP_NB_CFG<11..10> == NB_CFG<11..10>
 MAKE_BASE=TRUE
 TP_NB_CFG<15..14> == NB_CFG<15..14>
 MAKE_BASE=TRUE
 TP_NB_CFG<17> == NB_CFG<17>
 MAKE_BASE=TRUE
 NOTE: NB_CFG<13..12> require test access
 TP_NB_CFG<13..12> == NB_CFG<13..12>
 MAKE_BASE=TRUE


TP_SB_SUS_CLK == SUS_CLK_SB
 MAKE_BASE=TRUE
 NC_ENET_CTRL12 == ENET_CTRL12
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC_ENET_CTRL25 == ENET_CTRL25
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC_FWPWR_PWRON == FWPWR_PWRON
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 FW_PC0

USB Port "A" (Debug Port) = Right USB 2.0 Port
 =USB2_RT_P == USB2_RT_P == USB_A_P
 MAKE_BASE=TRUE
 =USB2_RT_N == USB2_RT_N == USB_A_N
 MAKE_BASE=TRUE
 =RTUSB_OC_L == RTUSB_OC_L == USB_A_OC_L
 MAKE_BASE=TRUE
 USB Port "B" = PCI-E Mini Card
 =USB2_MINI_P == USB2_MINI_P == USB_B_P
 MAKE_BASE=TRUE
 =USB2_MINI_N == USB2_MINI_N == USB_B_N
 MAKE_BASE=TRUE
 UNUSED_USB_B_OC_L == USB_B_OC_L
 MAKE_BASE=TRUE
 USB Port "C" = Left USB 2.0 Port
 =USB2_LT_P == USB2_LT_P == USB_C_P
 MAKE_BASE=TRUE
 =USB2_LT_N == USB2_LT_N == USB_C_N
 MAKE_BASE=TRUE
 LTUSB_OC_L == USB_C_OC_L
 MAKE_BASE=TRUE
 USB Port "D" = Camera
 =USB2_CAMERA_P == USB2_CAMERA_P == USB_D_P
 MAKE_BASE=TRUE
 =USB2_CAMERA_N == USB2_CAMERA_N == USB_D_N
 MAKE_BASE=TRUE
 UNUSED_USB_D_OC_L == USB_D_OC_L
 MAKE_BASE=TRUE
 USB Port "E" = ExpressCard
 =USB2_EXCARD_P == USB2_EXCARD_P == USB_E_P
 MAKE_BASE=TRUE
 =USB2_EXCARD_N == USB2_EXCARD_N == USB_E_N
 MAKE_BASE=TRUE
 EXCARD_OC_L == USB_E_OC_L
 MAKE_BASE=TRUE
 USB Port "F" = Unused
 TP_USBP_F == USB_F_P
 MAKE_BASE=TRUE
 TP_USBN_F == USB_F_N
 MAKE_BASE=TRUE
 USB Port "G" = Bluetooth (M13P)
 =USB_BT_P == USB_BT_P == USB_G_P
 MAKE_BASE=TRUE
 =USB_BT_N == USB_BT_N == USB_G_N
 MAKE_BASE=TRUE
 USB Port "H" = Trackpad (Geyser)
 =USB_TRACKPAD_P == USB_TRACKPAD_P == USB_H_P
 MAKE_BASE=TRUE
 =USB_TRACKPAD_N == USB_TRACKPAD_N == USB_H_N
 MAKE_BASE=TRUE



Chassis connection to be made at the mounting hole northwest of the DVI connector



Chassis connection to be made at the mounting hole southwest of the USB connector




Chassis connection to be made at the mounting hole east of the LVDS connector



Signal Aliases		
SYNC_MASTER=N/A	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT		OF
NONE	6		103



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB


SYNC_MASTER=M42 SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		7	103



=PPVCORE_S0_CPU (CPU CORE POWER)

=PP1V05_S0_CPU (CPU IO POWER 1.05V)

=PP1V5_S0_CPU (CPU INTERNAL PLL POWER 1.5V)

VID FOR CPU POWER SUPPLY IF NO USE, NEED PULL-UP OR PULL-DOWN

LAYOUT NOTE: PROVIDE A TEST POINT (WITH NO STUB) TO CONNECT A DIFFERENTIAL PROBE BETWEEN VCCSENSE AND VSSSENSE AT THE LOCATION WHERE THE TWO 54.9 OHM RESISTORS TERMINATE THE 55 OHM TRANSMISSION LINE

LAYOUT NOTE: CONNECT R0803 TO TP_VSSSENSE WITH NO STUB

LAYOUT NOTE: CPU_VCCSENSE_P/CPU_VCCSENSE_N USE ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING


LAYOUT NOTE: VCCSENSE AND VSSSENSE LINES SHOULD BE OF EQUAL LENGTH

CPU 2 OF 2-PWR/GND
 SYNC_MASTER=M42 SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		8	103


CPU VCORE HF AND BULK DECOUPLING




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	4	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C0950,C0952,C0953,C0954	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

VCCA (CPU AVdd) Decoupling



VCCP (CPU I/O) Decoupling




NOTE: This cap is shared between CPU and NB

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	1	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C0935	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

CPU VCORE VID Connections

Resistors to allow for override of CPU VID
Will probably be removed before production



CPU Decoupling & VID


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		9	103

CPU ZONE THERMAL SENSOR



CPU MISC1-TEMP SENSOR


SYNC_MASTER=M42 SYNC_DATE=08/04/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	10 OF		103


CPU ITP700FLEX DEBUG SUPPORT



CPU ITP700FLEX DEBUG
 SYNC_MASTER=MS SYNC_DATE=07/26/2005



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		11	103



**LEMENU
U1200
945GM
NB
BGA
(1 OF 10)**

76 7 5	FSB D L<0>	F1	HD0*	HA3*	H9	FSB A L<3>	EA
76 7 5	FSB D L<1>	J1	HD1*	HA4*	C9	FSB A L<4>	EA
76 7 5	FSB D L<2>	H1	HD2*	HA5*	E11	FSB A L<5>	EA
76 7 5	FSB D L<3>	J3	HD3*	HA6*	G11	FSB A L<6>	EA
76 7 5	FSB D L<4>	H3	HD4*	HA7*	F11	FSB A L<7>	EA
76 7 5	FSB D L<5>	K2	HD5*	HA8*	G12	FSB A L<8>	EA
76 7 5	FSB D L<6>	G1	HD6*	HA9*	F9	FSB A L<9>	EA
76 7 5	FSB D L<7>	G2	HD7*	HA10*	H11	FSB A L<10>	EA
76 7 5	FSB D L<8>	K9	HD8*	HA11*	J12	FSB A L<11>	EA
76 7 5	FSB D L<9>	K1	HD9*	HA12*	G14	FSB A L<12>	EA
76 7 5	FSB D L<10>	K7	HD10*	HA13*	D9	FSB A L<13>	EA
76 7 5	FSB D L<11>	J8	HD11*	HA14*	J14	FSB A L<14>	EA
76 7 5	FSB D L<12>	H4	HD12*	HA15*	H13	FSB A L<15>	EA
76 7 5	FSB D L<13>	J2	HD13*	HA16*	J15	FSB A L<16>	EA
76 7 5	FSB D L<14>	K11	HD14*	HA17*	F14	FSB A L<17>	EA
76 7 5	FSB D L<15>	G4	HD15*	HA18*	D12	FSB A L<18>	EA
76 7 5	FSB D L<16>	T10	HD16*	HA19*	A11	FSB A L<19>	EA
76 7 5	FSB D L<17>	W11	HD17*	HA20*	C11	FSB A L<20>	EA
76 7 5	FSB D L<18>	T3	HD18*	HA21*	A12	FSB A L<21>	EA
76 7 5	FSB D L<19>	U7	HD19*	HA22*	A13	FSB A L<22>	EA
76 7 5	FSB D L<20>	U9	HD20*	HA23*	E13	FSB A L<23>	EA
76 7 5	FSB D L<21>	U11	HD21*	HA24*	G13	FSB A L<24>	EA
76 7 5	FSB D L<22>	T11	HD22*	HA25*	F12	FSB A L<25>	EA
76 7 5	FSB D L<23>	W9	HD23*	HA26*	B12	FSB A L<26>	EA
76 7 5	FSB D L<24>	T1	HD24*	HA27*	B14	FSB A L<27>	EA
76 7 5	FSB D L<25>	T8	HD25*	HA28*	C12	FSB A L<28>	EA
76 7 5	FSB D L<26>	T4	HD26*	HA29*	A14	FSB A L<29>	EA
76 7 5	FSB D L<27>	W7	HD27*	HA30*	C14	FSB A L<30>	EA
76 7 5	FSB D L<28>	U5	HD28*	HA31*	D14	FSB A L<31>	EA
76 7 5	FSB D L<29>	T9	HD29*				
76 7 5	FSB D L<30>	W6	HD30*	HADS*	E8	FSB ADS L	EA
76 7 5	FSB D L<31>	T5	HD31*	HADSTB0*	B9	FSB ADSTB L<0>	EA
76 7 5	FSB D L<32>	AB7	HD32*	HADSTB1*	C13	FSB ADSTB L<1>	EA
76 7 5	FSB D L<33>	AA9	HD33*	HAVREF	J13	NB FSB VREF	EA
76 7 5	FSB D L<34>	WA	HD34*	HBNN*	C6	FSB BNR L	EA
76 7 5	FSB D L<35>	W3	HD35*	HBPRI*	F6	FSB BPRI L	EA
76 7 5	FSB D L<36>	Y3	HD36*	HBREQ0*	C7	FSB BREQ0 L	EA
76 7 5	FSB D L<37>	Y7	HD37*	HCPURST*	B7	FSB CPURST L	EA
76 7 5	FSB D L<38>	W8	HD38*	HDBSY*	A7	FSB DBSY L	EA
76 7 5	FSB D L<39>	Y10	HD39*	HDEFER*	C3	FSB DEFER L	EA
76 7 5	FSB D L<40>	AB8	HD40*	HDPWR*	J9	FSB DPWR L	EA
76 7 5	FSB D L<41>	W2	HD41*	HDRDY*	H8	FSB DRDY L	EA
76 7 5	FSB D L<42>	AA4	HD42*	HDRVREF	K13		
76 7 5	FSB D L<43>	AA7	HD43*				
76 7 5	FSB D L<44>	AA2	HD44*				
76 7 5	FSB D L<45>	AA6	HD45*	HDINV0*	J7	FSB DINV L<0>	EA
76 7 5	FSB D L<46>	AA10	HD46*	HDINV1*	W8	FSB DINV L<1>	EA
76 7 5	FSB D L<47>	Y8	HD47*	HDINV2*	U3	FSB DINV L<2>	EA
76 7 5	FSB D L<48>	AA1	HD48*	HDINV3*	AB10	FSB DINV L<3>	EA
76 7 5	FSB D L<49>	AB4	HD49*	HDSTBN0*	K4	FSB DSTBN L<0>	EA
76 7 5	FSB D L<50>	AC9	HD50*	HDSTBN1*	T7	FSB DSTBN L<1>	EA
76 7 5	FSB D L<51>	AB11	HD51*	HDSTBN2*	Y5	FSB DSTBN L<2>	EA
76 7 5	FSB D L<52>	AC11	HD52*	HDSTBN3*	AC4	FSB DSTBN L<3>	EA
76 7 5	FSB D L<53>	AB3	HD53*	HDSTBP0*	K3	FSB DSTBP L<0>	EA
76 7 5	FSB D L<54>	AC2	HD54*	HDSTBP1*	T6	FSB DSTBP L<1>	EA
76 7 5	FSB D L<55>	AD1	HD55*	HDSTBP2*	AA5	FSB DSTBP L<2>	EA
76 7 5	FSB D L<56>	AD2	HD56*	HDTSBP3*	AC5	FSB DSTBP L<3>	EA
76 7 5	FSB D L<57>	AC1	HD57*				
76 7 5	FSB D L<58>	AD7	HD58*	HHIT*	D3	FSB HIT L	EA
76 7 5	FSB D L<59>	AC6	HD59*	HHITM*	D4	FSB HITM L	EA
76 7 5	FSB D L<60>	AB5	HD60*	HLOCK*	B3	FSB LOCK L	EA
76 7 5	FSB D L<61>	AD10	HD61*				
76 7 5	FSB D L<62>	AD4	HD62*	HREQ0*	D8	FSB REQ L<0>	EA
76 7 5	FSB D L<63>	AC8	HD63*	HREQ1*	G8	FSB REQ L<1>	EA
	NB FSB_XRCOMP	E1	HXRCOMP	HREQ2*	B8	FSB REQ L<2>	EA
	NB FSB_XSCOMP	E2	HXSCOMP	HREQ3*	F8	FSB REQ L<3>	EA
	NB FSB_XSWING	E4	HXSWING	HREQ4*	A8	FSB REQ L<4>	EA
	NB FSB_YRCOMP	Y1	HYRCOMP	HRS0*	B4	FSB RS L<0>	EA
	NB FSB_YSCOMP	U1	HYSCOMP	HRS1*	E6	FSB RS L<1>	EA
	NB FSB_YSWING	W1	HYSWING	HRS2*	D6	FSB RS L<2>	EA
	FSB_CLK_NB_P	AG2	HCLKIN	HSLPCPU*	E3	FSB SLPCPU L	EA
	FSB_CLK_NB_N	AG1	HCLKIN*	HTRDY*	E7	FSB TRDY L	EA



NB CPU Interface
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	12	103	

LVDS Disable

Can leave all signals NC if LVDS is not implemented
Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
VCCD_LVDS must remain powered with proper decoupling.
Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC



Unused DAC outputs must remain powered, but can omit
filtering components. Unused DAC outputs should
connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
Tie VCCD_TV DAC, VCCD_OTVDAC, VCCA_TV DACx, and
VCCA_TV BG to 1.5V power rail. Tie VSSA_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL


SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN


SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for SIZE (D), DRAWING NUMBER (051-6941), REV. (03), SCALE (NONE), and SHEET OF (13 OF 103).






NB Misc Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	14 OF		103



NB DDR2 Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	15 OF		103



NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.


1.05V, Internal Graphics: 3500mA Max
 1.05V, External Graphics: 1500mA Max
 1.5V, Internal Graphics: 5500mA Max

1.8V Max Current
 Speed 1 Channel 2 Channel
 400MTs 1300mA 2400mA
 533MTs 1500mA 2800mA
 667MTs 1700mA 3200mA

NB Power 1
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	16 OF		103



70mA Max VCCA_CRTDAC/VCCSYN

19 =PP2V5_S0_NB_VCCSYN H22 VCCSYN

19 =PP2V5_S0_NB_VCC_TXLVDS C30 VCC_TXLVDS0 U1200

60mA Max B30 VCC_TXLVDS1 945GM

A30 VCC_TXLVDS2 NB

19 PP1V5_S0_NB_VCC3G AJ41 VCC3G0 (8 OF 10)

1500mA Max VCC3G/3GPLL AB41 VCC3G1

Y41 VCC3G2

V41 VCC3G3

R41 VCC3G4

N41 VCC3G5

L41 VCC3G6

19 PP1V5_S0_NB_VCCA_3GPLL AC33 VCCA_3GPLL

19 =PP2V5_S0_NB_VCCA_3GBG G41 VCCA_3GBG 2mA Max

19 GND_NB_VSSA_3GBG H41 VSSA_3GBG

19 PP2V5_S0_NB_VCCA_CRTDAC F21 VCCA_CRTDAC0 See VCCSYN

E21 VCCA_CRTDAC1

G21 VSSA_CRTDAC

19 PP1V5_S0_NB_VCCA_DPLLA B26 VCCA_DPLLA 50mA Max

19 PP1V5_S0_NB_VCCA_DPLLB C39 VCCA_DPLLB 50mA Max

19 PP1V5_S0_NB_VCCA_HPLL AF1 VCCA_HPLL 45mA Max

19 =PP2V5_S0_NB_VCCA_LVDS A38 VCCA_LVDS 10mA Max

19 GND_NB_VSSA_LVDS B39 VSSA_LVDS

19 PP1V5_S0_NB_VCCA_MPLL AF2 VCCA_MPLL 45mA Max

19 PP3V3_S0_NB_VCCA_TVBG H20 VCCA_TVBG

19 GND_NB_VSSA_TVBG G20 VSSA_TVBG

19 PP3V3_S0_NB_VCCA_TVDACC E20 VCCA_TVDACC0

F20 VCCA_TVDACC1 120mA Max

C20 VCCA_TVDACC2

D20 VCCA_TVDACC3

19 PP3V3_S0_NB_VCCA_TVDACA E19 VCCA_TVDACA0

F19 VCCA_TVDACA1

19 =PP1V5_S0_NB_VCCD_HMPLL AH1 VCCD_HMPLL0 150mA Max

AH2 VCCD_HMPLL1

19 =PP1V5_S0_NB_VCCD_LVDS A28 VCCD_LVDS0

B28 VCCD_LVDS1 20mA Max

C28 VCCD_LVDS2

19 PP1V5_S0_NB_VCCD_TVDAC D21 VCCD_TVDAC

19 =PP3V3_S0_NB_VCC_HV A23 VCC_HV0

B23 VCC_HV1 24mA Max

B25 VCC_HV2

19 PP1V5_S0_NB_VCCD_OTVDAC H19 VCCD_OTVDAC

19 =PP1V5_S0_NB_VCCAUX AK31 VCCAUX0

AF31 VCCAUX1

AE31 VCCAUX2

AC31 VCCAUX3

AL30 VCCAUX4

AK30 VCCAUX5

AJ30 VCCAUX6

AH30 VCCAUX7

AG30 VCCAUX8

AF30 VCCAUX9

AE30 VCCAUX10

AD30 VCCAUX11

AC30 VCCAUX12

AG29 VCCAUX13

AF29 VCCAUX14

AE29 VCCAUX15

AD29 VCCAUX16

AC29 VCCAUX17

AG28 VCCAUX18

AF28 VCCAUX19

AE28 VCCAUX20

AH22 VCCAUX21

AJ21 VCCAUX22

AH21 VCCAUX23

AJ20 VCCAUX24

AH20 VCCAUX25

AH19 VCCAUX26

F19 VCCAUX27

P16 VCCAUX28

AH15 VCCAUX29

F15 VCCAUX30

AH14 VCCAUX31

AG14 VCCAUX32

AF14 VCCAUX33

AE14 VCCAUX34

Y14 VCCAUX35


AF13 VCCAUX36

AE13 VCCAUX37

AF12 VCCAUX38

AE12 VCCAUX39

AD12 VCCAUX40



NB Power 2

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	17		103



NB Grounds
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	18 OF		103

Power Interface

These are the power signals that leave the NB "block"


Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	16 19 62	1500mA Max
	=PP1V05_S0_FSB_NB	13 34 62	10mA Max?
	=PP1V05_S0_NB_VTT	17 19 62	800mA Max
	=PP1V05_S0_NB_CRT	19 62	?mA Max
3674mA Max	=PP1V5_S0_NB	62	?mA Max
	=PP1V5_S0_NB_3G	19 62	>1500mA Max
	=PP1V5_S0_NB_3GPLL	19 62	
	=PP1V5_S0_NB_PCIE	13 62	?mA Max
	=PP1V5_S0_NB_PLL	19 62	100mA Max
	=PP1V5_S0_NB_TVDAC	19 62	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	17 62	150mA Max
	=PP1V5_S0_NB_VCCAUX	16 17 19 62	1900mA Max
3200mA Max	=PP1V8_S3_MEM_NB	14 16 62	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	17 19	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	17 19	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	17 19 62	2mA Max
40mA Max?	=PP3V3_S0_NB	14 20 62	?mA Max
	=PP3V3_S0_NB_VCC_HV	17 19 62	40mA Max




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	1	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C1900	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!



NB (GM) Decoupling
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	19	103	



PROBABLY NOT NEEDED

NB Config Straps
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	20	103	



NOTE: EE_CS HAS INTERNAL PD, ONLY ENABLED WHEN LAN_RST#=L

NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS AS NC

76 44 5 ACZ_BITCLK R2195 1 402 2 39 26 SB ACZ_BITCLK
76 44 5 ACZ_SYNC R2198 1 402 2 39 26 SB ACZ_SYNC R6
76 44 5 ACZ_RST L R2197 1 402 2 39 26 SB ACZ_RST L R5
76 44 5 ACZ_SDATAIN<0> TP_SB_ACZ_SDIN T3
TP_SB_ACZ_SDIN T1
76 44 5 ACZ_SDATAOUT R2196 1 402 2 39 26 SB ACZ_SDATAOUT

NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

NOTE: DD<7> HAS INTERNAL 11.5K PD

NOTE: LAD<0-3> HAVE INTERNAL 20K PU

NOTE: LDRQ<0-1># HAVE INTERNAL 20K PU

NOTE: PULLED UP PER INTEL

NOTE: KEYBOARD CONTROLLER RESET CPU

NOTE: RISING-EDGE TRIGGERED AT CPU

NOTE:
SPEC SAYS WEAK PU IS REQUIRED
BUT CAPELL VALLEY USES 56.9 OHM/10W
CHECK WITH INTEL

NOTE: R2108=56 IN CV.
CHANGED TO 54.9 FOR
BOM CONSOLIDATION

NOTE: R2108 TO BE
LAYOUT NOTE: R2108 TO BE
< 2 IN OF R2107 W/O STUB


LAYOUT NOTE: R2107 TO BE
< 2 IN OF SB


AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#	- LSO BIT IN AC'97 GLOBAL CONTROL REG = 1, OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SDIN[0-2]	INTERNAL 20K PD INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1, OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		21	103





NOTE FOR VCCLAN 3_3:
S3 IF INTERNAL LAN IS USED
S0 OR S3 IF NOT

NOTE:
VCC3GP AND VCCSUS3_3 CAN BE 1.5V OR 3.3V
DEPENDING ON VIO OF AZALIA INTERFACE
CODEC IC'S CONSIDERED SO FAR ARE 3.3V

VOLTAGE GENERATED INTERNALLY
SO NO CONNECT HERE

VOLTAGE GENERATED INTERNALLY
SO NO CONNECT HERE


SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	24		103




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	25 OF		103

RTC Battery Connector




22	PCI_FRAME_L	R2623	1	2	8.2K
22	PCI_IRDY_L	R2624	1	2	8.2K
22	PCI_TRDY_L	R2625	1	2	8.2K
22	PCI_STOP_L	R2626	1	2	8.2K
22	PCI_SERR_L	R2627	1	2	8.2K
22	PCI_DEVSEL_L	R2628	1	2	8.2K
22	PCI_PERR_L	R2630	1	2	8.2K
22	PCI_LOCK_L	R2629	1	2	8.2K
22	PCI_REQ0_L	R2632	1	2	8.2K
22	PCI_REQ1_L	R2631	1	2	8.2K
22	PCI_REQ2_L	R2633	1	2	8.2K
22	PCI_REQ3_L	R2634	1	2	8.2K
22	INT_PIROA_L	R2637	1	2	8.2K
22	INT_PIROB_L	R2636	1	2	8.2K
22	INT_PIROC_L	R2638	1	2	8.2K
22	INT_PIROD_L	R2639	1	2	8.2K
22	SB_GPIO2	R2640	1	2	8.2K
22	SB_GPIO3	R2642	1	2	8.2K
22	SB_GPIO4	R2641	1	2	8.2K

SB RTC Crystal Circuit



Is this the best part to use?

Platform Reset Connections




Initial resistor values are based on CRB, but may change after characterization.

This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.
Silk: "SYS RST"

1G00 used as small & cheap inverter

SB Misc		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	26	103	



M1 SMBus Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	27 OF		103

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA

BOM options provided by this page:
 (NONE)


NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Upper" (surface-mount) slot



DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	28	103	

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Lower" (thru-hole) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	29	103	

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	30		103

8

7

6


5

4

3

2

1



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

NEED TO CHECK CAP VALUE

(FROM ICH7 GPIO18 STPPCI*)
(FROM ICH7 GPIO20 STPCPU*)

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)

(GPU PCI-E 100 MHZ)

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?

(ICH7M DMI 100 MHZ)

(FOR PCI-E CARD)

(FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)

(GMCH G CLKIN 100 MHZ)

(WIRELESS PCI-E 100 MHZ)

(NOT USED)

(GIGA LAN PCI-E 100 MHZ)

(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM CPU VCORE PWR GOOD)

(ICH7M USB 48MHZ)

(ICH7M, SIO, LPC REF. 14.318MHZ)


FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT	SST100MC_SST*
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	SPREAD	SPREAD	SRCT0	SRCC0
1	1	OFF	LOW	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM

* FOR EXT. GRAPHIC SYSTEM

CLOCKS
 SYNC_MASTER=MS SYNC_DATE=08/04/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.
 SIZE: D DRAWING NUMBER: 051-6941 REV: 03
 SCALE: NONE SHEET OF: 33 OF 103



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
	0	1	1	200M
	1	0	0	100M
	1	0	1	333M
	1	1	0	400M
	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED



Clock Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	34	103	

8

7

6

5

4

3


2

1

D

D


TPM Crystal Circuit



C

C

SMC G3Hot Oscillator



B

B

A

A

Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	37 OF		103

8

7

6

5



4

3

2

1


IDE (ODD) Connector



- 21 SATA_A_R2D_C_P == TP SATA_A_R2DP
MAKE_BASE=TRUE
- 21 SATA_A_R2D_C_N == TP SATA_A_R2DN
MAKE_BASE=TRUE
- 21 SATA_A_D2R_P == TP SATA_A_D2RP
MAKE_BASE=TRUE
- 21 SATA_A_D2R_N == TP SATA_A_D2RN
MAKE_BASE=TRUE

- 21 SATA_RBIAS_P == SATA_RBIAS
MAKE_BASE=TRUE
- 21 SATA_RBIAS_N == SATA_RBIAS
MAKE_BASE=TRUE

Placement note
Place within 12.7mm
from ball of SB



PATA Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	38 OF		103



ETHERNET CONTROLLER

SYNC_MASTER=M42 SYNC_DATE=08/04/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		41	103

ELECTRICAL_CONSTRAINT_SET	NET TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


Page Notes

Power aliases required by this page:
 - =PP2V5_ENET
 - =GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	42 OF		103


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWRSW (system supply for bus power)
 - =PP3V3_S0_FWPORTPWRSW

Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

Port Power Switch



FireWire Port Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	45	103	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_FW
 - =GND_CHASSIS_FW_PORT1


Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



"Snapback" & "Late VG" Protection




2nd TPA/TPB pair unused


3rd TPA/TPB pair unused

- FW_B_TPBias == NC FW_B_TPBias
- FW_B_TPA_P == NC FW_B_TPAP
- FW_B_TPA_N == NC FW_B_TPAN
- FW_B_TP_B_P == NC FW_B_TPBP
- FW_B_TP_B_N == NC FW_B_TPNB

- FW_C_TPBias == NC FW_C_TPBias
- FW_C_TPA_P == NC FW_C_TPAP
- FW_C_TPA_N == NC FW_C_TPAN
- FW_C_TP_B_P == NC FW_C_TPBP
- FW_C_TP_B_N == NC FW_C_TPNB



Late-VG Protection Power




Caps may not be necessary at all. NO STUFFed for the moment.

FireWire Ports		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	46	103	

Top-Case Connector


(Pinout is almost fixed)



Camera Connector



Bluetooth (M13P) & SATA HDD Flex Connector



Internal USB Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		49	103

Port Power Switch



Right USB Port



Place L5200, L5205 and L5206 across moat

External USB Connector


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	52 OF		103

Left I/O Board Connector



Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	55 OF		103

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	57	103	

8

7

6

5

4

3


2

1

LEMENU U5800 SMC_H8S2116 BGA (1 OF 4)		
23	PM_LAN_ENABLE	B12 P10
26	SMC_RSTGATE_L	C13 P11
47	ALL_SYS_PWRGD	A15 P12
26	RSMRST_PWRGD	B14 P13
23	SMC_SB_NMI	B15 P14
47	PM_RSMRST_L	C14 P15
56	IMVP_VR_ON	D12 P16
23	PM_PWRBTN_L	C15 P17
47	SMC_P20	D13 P20
47	SMC_P21	D14 P21
47	SMC_P22	D15 P22
47	SMC_P23	E12 P23
47 44 5	SMC_BATT_TRICKLE_EN_L	E14 P24
47 44 5	SMC_BATT_CHG_EN	E15 P25
47	SMC_P26	E13 P26
47	SMC_P27	F14 P27
55 48 21 5	LPC_AD<0>	D9 P30/LAD0
55 48 21 5	LPC_AD<1>	C9 P31/LAD1
55 48 21 5	LPC_AD<2>	A9 P32/LAD2
55 48 21 5	LPC_AD<3>	B9 P33/LAD3
55 48 21 5	LPC_FRAME_L	D8 P34/LFRAME*
26	SMC_LRESET_L	C8 P35/LRESET*
34	PCI_CLK_SMC	A8 P36/LCLK
55 48 23 5	INT_SERIRQ	D7 P37/SERIRQ
74	SMC_DISPLAY_ENABLE	A5 P40/TMIO
47	SMC_P41	B5 P41/TMO0
27	SMB_BSB_DATA	D5 P42/SDA1
47	SMC_TPM_PP	C3 P43/TMI1/EXSCK1
47	SMC_P44	B1 P44/TMO1
74	SMC_BKLLIGHT_ENABLE	C2 P45
47	SMC_SYS_LED	D3 P46/PWX0/PWM0
52	SMC_SYS_KBDLED	C1 P47/PWX1/PWM1
48 47 5	SMC_TX_L	G1 P50
48 47 5	SMC_RX_L	G4 P51
27	SMB_0_S0_CLK	F2 P52/SCL0

LEMENU U5800 SMC_H8S2116 BGA (2 OF 4)		
21	SMC_RCIN_L	R3 PA0/KIN8*/PA2BC
47	SMC_PA1	P3 PA1/KIN9*/PA2BD
26 23	PM_SYSTRST_L	R2 PA2/KIN10*/PS2AC
55 47	SMC_TPM_RESET_L	N3 PA3/KIN11*/PS2AD
47 24	PM_EXTTTS_L<0>	R1 PA4/KIN12*/PS2BC
23	PM_THRM_L	N2 PA5/KIN13*/PS2BD
47 4 5	SYS_ONEWIRE	M4 PA6/KIN14*/PS2CC
23	PM_BATLOW_L	N1 PA7/KIN15*/PS2CD
23	SMC_EXTSMI_L	B10 PB0/LSMI*
23	SMC_RUNTIME_SCI_L	A10 PB1/LSCI
36	SMC_ODD_DETECT	D10 PB2
50	ISENSE_CAL_EN	A11 PB3
47 44 5	SMC_EXCARD_CP	B11 PB4
47 44 5	SMC_EXCARD_PWR_EN	C11 PB5
47	SMC_EXCARD_PWR_OC_L	A12 PB6
47	SMC_PB7	D11 PB7
53	SMC_FAN_0_CTL	G14 PC0/TIOCA0/WUE8*
53	SMC_FAN_1_CTL	G15 PC1/TIOCB0/WUE9*
47	SMC_FAN_2_CTL	G13 PC2/TIOCC0/TCLKA/WUE10*
47	SMC_FAN_3_CTL	G12 PC3/TIOCD0/TCLKB/WUE11*
53	SMC_FAN_0_TACH	H14 PC4/TIOCA1/WUE12*
53	SMC_FAN_1_TACH	H15 PC5/TIOCB1/TCLRC/WUE13*
47	SMC_FAN_2_TACH	H13 PC6/TIOCA2/WUE14*
47	SMC_FAN_3_TACH	H12 PC7/TIOCB2/TCLKD/WUE15*
54	SMS_X_AXIS	M11 PD0/AN8
54	SMS_Y_AXIS	P11 PD1/AN9
54	SMS_Z_AXIS	R11 PD2/AN10
47	SMC_PD3	N11 PD3/AN11
47	SMC_NB_ISENSE	P10 PD4/AN12
47	SMC_MEM_ISENSE	R10 PD5/AN13
52	ALS_LEFT	N10 PD6/AN14
52	ALS_RIGHT	M10 PD7/AN15

LEMENU U5800 SMC_H8S2116 BGA (4 OF 4)		
G3	NC0	NC12 E15
H3	NC1	NC13 A14
K3	NC2	NC14 C12
L3	NC3	NC15 C10
N4	NC4	NC16 C5
M5	NC5	NC17 A3
N7	NC6	NC18 B8
M12	NC7	NC19 E4
M13	NC8	NC20 H4
L12	NC9	NC21 M9
K15	NC10	NC22 N8
J14	NC11	



SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	58		103

SMC Reset Button / Brownout Detect




Silk: "SMC_RST"

SMC Crystal Circuit




Post-Proto: Consider 197S0169

Debug Power Button




Silk: "PWR_BTN"


SMC AVREF Supply



System (Sleep) LED Circuit



SMC PWRGD Circuit




ISL6269 undervoltage threshold 81-87% (2.67 - 2.87V)
NOTE: R5965 acts as 10K pull-up for PGOOD signal


- 46 SMC_CPU_INIT_3_3_L == FWH_INIT_L
- 46 SMC_NB_ISENSE == SMC_P1V05S0_ISENSE
- 46 SMC_MEM_ISENSE == SMC_P1V8S3_ISENSE
- 46 SMC_PA1 == ROOT_LPC_SPI_L
- 46 PM_EXTTTS_L<0> == DIMM_OVERTEMP_L
- 46 SMC_BATT_VSET == TP_SMC_BATT_VSET
- 46 SMC_SYS_VSET == TP_SMC_SYS_VSET
- 46 SMC_DISP_BKLT_B == TP_SMC_DISP_BKLT_B
- 46 SMC_FAN_2_CTL == TP_SMC_FAN_2_CTL
- 46 SMC_FAN_2_TACH == TP_SMC_FAN_2_TACH
- 46 SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- 46 SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- 46 SMC_P20 == TP_SMC_P20
- 46 SMC_P21 == TP_SMC_P21
- 46 SMC_P22 == TP_SMC_P22
- 46 SMC_P23 == TP_SMC_P23
- 46 SMC_P26 == TP_SMC_P26
- 46 SMC_P27 == TP_SMC_P27
- 46 SMC_P41 == TP_SMC_P41
- 46 SMC_P44 == TP_SMC_P44
- 46 SMC_PB7 == TP_SMC_PB7
- 46 SMC_PD3 == TP_SMC_PD3
- 46 SMC_PG1 == TP_SMC_PG1

- 46 SMC_TPM_GPIO1 == TPM_GPIO1
- 46 SMC_TPM_GPIO2 == TPM_GPIO2
- 46 SMC_TPM_PP == TPM_PP
- 46 SC_RX_L == SMC_RX_L
- 46 SC_TX_L == SMC_TX_L
- 46 SMC_EXCARD_PWR_OC_L == EXCARD_OC_L

SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting



- 46 23 SMS_INT_L R5829 10K 1
- 55 44 SMC_TPM_RESET_L R5827 10K 1
- 47 40 43 SMC_ONOFF_L R5808 10K 1
- 46 44 SMC_LID R5814 100K 1
- 46 44 SMC_FWE R5815 10K 1
- 46 44 SMC_TX_L R5817 10K 1
- 48 47 46 SMC_RX_L R5818 100K 1
- 44 44 SYS_ONEWIRE R5819 2.0K 1
- 63 44 SMC_BS_ALRT_L R5821 100K 1
- 48 46 SMC_TMS R5822 10K 1
- 48 46 SMC_TDO R5823 10K 1
- 48 46 SMC_TDI R5824 10K 1
- 48 46 SMC_TCK R5825 10K 1
- 46 44 SMC_BATT_TRICKLE_EN_L R5810 10K 1
- 46 44 SMC_BATT_CHG_EN R5811 10K 1
- 46 44 SMC_PS_ON R5812 10K 1
- 44 SMC_CASE_OPEN R5813 10K 1
- 46 44 SMC_BC_ACOK R5826 470K 1
- 46 44 SMC_EXCARD_CP R5828 10K 1

SMC Support
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	59	103	



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	60 OF		103


GPU / Heat Pipe Thermal Sensor



Right-Side/Fin Stack Thermal Sensor




CPU Back-Up Thermal Diode




Thermal Sensors		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	61	103	


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Buffer & Filter




FireWire Current Sense Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.8V S3 (Memory) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit


Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT OF	62 103




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0384	1	IC,16MBIT -PIN SPI SERIAL FLASH,SOIC8	U6301		LEMENU

R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)
 R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM


SPI BOOTROM
 SYNC_MASTER=MS SYNC_DATE=07/26/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	63 OF		103


Left ALS "Connector"



Right ALS Circuit



Keyboard LED Driver




ALS Support


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	64		103



Left Fan

Right Fan

Fan Connectors
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	65 OF		103


PAGE NOTES

INPUT
=PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE


OUTPUT
SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
7/28/2005 - REMOVED BOB TABLE AND UPDATED SYMBOL TO KXM52-2050
7/28/2005 - CONNECTED PD PIN TO SMC'S SMS_ONOFF_L



Desired Orientation
(Placed on board topside)
Package Top




SMS
SYNC_MASTER=MS SYNC_DATE=07/26/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE (D), DRAWING NUMBER (051-6941), REV. (03), SCALE (NONE), SHEET (66), OF (103)



APPLE COMPUTER INC.




TPM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	67 OF		103



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	1	0	1-Phase DCM


CPU VCore Current Sense

Placement Note:
Keep R7599 and R7596 close to inductor

IMVP6 CPU VCore Regulator
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 75	OF 103



5V / 1.5V Power Supply


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	76	103	

2.5V S3 Regulator



1.2V S3 Regulator




2.5V & 1.2V Regulators

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT OF	77 OF 103



1.8V Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT 78	OF 103


D

C

D

C

3.3V S5 Regulator




B

A


B

A

1.05V S0 Regulator



1.05V Current Sense



3.3V / 1.05V Power Supplies
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	79	103	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



3.3V G3Hot Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT OF	
NONE	80 OF 103	

8

7

6


5

4

3

2

1



Power Aliases		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHEET 81	OF 103

Note: Place all jumpers on top-side of MLB

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

Left I/O Power Connector



Battery Connector (Digital Signals)



PBus-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	82 OF		103


Unused PGOOD Signals

=P5VP1V5_PGOOD	=TP_P5V_P1V5_PGOOD
=P2V5S3_PGOOD	=TP_P2V5S3_PGOOD
=P1V8S3_PGOOD	=TP_P1V8S3_PGOOD
=P1V2S3_PGOOD	=TP_P1V2S3_PGOOD


These rails are monitored by LTC2908

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


Power Control Signals




5V S3 FET




5V S0 FET




2.5V S0 FET




3.3V S3 FET




3.3V S0 FET



1.8V S0 FET




1.2V S0 FET




1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



S3/S0 FETs & Power Control


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	83	103	

LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)



ATI M56 PCI-E
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		85	103

Page Notes

Power aliases required by this page:

- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

8 7 6 5 4 3 2 1

D

D

C

C

B

B

A


A

72 62 50 =PPVCORE_S0_GPU 14.2A @ 445/452MHz Core/Mem Clk for VDDC+VDDCI




62 =PPBB_S0_GPU 100mA (Preliminary)

U8400 M56P BGA (7 OF 7) LEMENU

100mA (Preliminary) =PNBB_S0_GPU 62



PPVCORE_S0_GPU_VDDCI
VOLTAGE=1.2V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.2 mm



ATI M56 Core Power
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT OF	86 OF 103


8 7 6 5 4 3 2 1

Page Notes

Power aliases required by this page:
- =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)



ATI M56 Frame Buffer I/F
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT OF	87 103




Renamed signals

GPU_CLK27M	GPU_XTALIN
GPU_XTALOUT	GPU_XTALOUT
ATI_ROMCS_L	TP_ATI_ROMCS_L
FB_A_MAI2	TP_FB_A_MAI2
FB_B_MAI2	TP_FB_B_MAI2
GPU_GENERICA	GPU_GENERICA
GPU_GENERICB	GPU_GENERICB
GPU_GENERICC	GPU_GENERICC
GPU_VGA_R	GPU_VGA_R
GPU_VGA_G	GPU_VGA_G
GPU_VGA_B	GPU_VGA_B
GPU_VGA_HSYNC	GPU_VGA_HSYNC
GPU_VGA_VSYNC	GPU_VGA_VSYNC
GPU_R2	GPU_R2
GPU_G2	GPU_G2
GPU_B2	GPU_B2
LVDS_U_DATA_P<3>	LVDS_U_DATA_P<3>
LVDS_U_DATA_N<3>	LVDS_U_DATA_N<3>
LVDS_L_DATA_P<3>	LVDS_L_DATA_P<3>
LVDS_L_DATA_N<3>	LVDS_L_DATA_N<3>
ATI_DVPCLK	ATI_DVPCLK
ATI_DVPCNTL<2..0>	ATI_DVPCNTL<2..0>
ATI_DVPDATA<15..0>	ATI_DVPDATA<15..0>

Required for debug access

TP_ATI_DVPDATA<23..16> == ATI_DVPDATA<23..16>

Also required: GPIO10 - GPIO13



GPU Straps

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	88		103

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.


GDDR3 Frame Buffer A
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF. Values: D, 051-6941, 03, NONE, 89, 103.

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD
 - =PPIV8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET	OF	
NONE	90	103	

Page Notes

Power aliases required by this page:



- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:

- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:

(NONE)



LEMENU
U8400
M56P
BGA
(6 OF 7)

GENERAL PURPOSE I/O	U8400 Pin	ATI Pin
VREFG	AC8	ATI VREFG
GPIO_0	AD4	GPU_GPIO_0
GPIO_1	AD2	GPU_GPIO_1
GPIO_2	AD1	GPU_GPIO_2
GPIO_3	AD3	GPU_GPIO_3
GPIO_4	AC1	GPU_GPIO_4
GPIO_5	AC2	GPU_GPIO_5
GPIO_6	AC3	GPU_GPIO_6
GPIO_7	AB2	GPU_GPIO_7
GPIO_8	AC6	GPU_GPIO_8
GPIO_9	AC5	GPU_GPIO_9
GPIO_10	AC4	GPU_GPIO_10
GPIO_11	AB3	GPU_GPIO_11
GPIO_12	AB4	GPU_GPIO_12
GPIO_13	AB5	GPU_GPIO_13
GPIO_14	AD5	GPU_GPIO_14
GPIO_15	AB8	GPU_GPIO_15
GPIO_16	AB8	GPU_GPIO_16
GPIO_17	AB7	GPU_GPIO_17
GENERIC_A	AK22	GPU_GENERICA
GENERIC_B	AF23	GPU_GENERICB
GENERIC_C	AE23	GPU_GENERICC
GENERIC_D	AD23	GPU_GENERICD
PANEL_DIGON	AE11	GPU_DIGON
CONTROL_VARY_BL	AD12	GPU_VARY_BL
NC0	AB6	NC
NC_DVOVMODE_0	AK4	NC
NC_DVOVMODE_1	AL4	NC
DVPCLK	AG1	ATI_DVPCLK
DVPCNTL_0	AF2	ATI_DVPCNTL<0>
DVPCNTL_1	AF1	ATI_DVPCNTL<1>
DVPCNTL_2	AF3	ATI_DVPCNTL<2>
DVPDATA_0	AG2	ATI_DVPDATA<0>
DVPDATA_1	AG3	ATI_DVPDATA<1>
DVPDATA_2	AH2	ATI_DVPDATA<2>
DVPDATA_3	AH3	ATI_DVPDATA<3>
DVPDATA_4	AJ2	ATI_DVPDATA<4>
DVPDATA_5	AJ1	ATI_DVPDATA<5>
DVPDATA_6	AK2	ATI_DVPDATA<6>
DVPDATA_7	AK1	ATI_DVPDATA<7>
DVPDATA_8	AK3	ATI_DVPDATA<8>
DVPDATA_9	AL2	ATI_DVPDATA<9>
DVPDATA_10	AL3	ATI_DVPDATA<10>
DVPDATA_11	AM3	ATI_DVPDATA<11>
DVPDATA_12	AE6	ATI_DVPDATA<12>
DVPDATA_13	AF4	ATI_DVPDATA<13>
DVPDATA_14	AF5	ATI_DVPDATA<14>
DVPDATA_15	AG4	ATI_DVPDATA<15>
DVPDATA_16	AJ3	ATI_DVPDATA<16>
DVPDATA_17	AH4	ATI_DVPDATA<17>
DVPDATA_18	AJ4	ATI_DVPDATA<18>
DVPDATA_19	AG5	ATI_DVPDATA<19>
DVPDATA_20	AH5	ATI_DVPDATA<20>
DVPDATA_21	AF6	ATI_DVPDATA<21>
DVPDATA_22	AE7	ATI_DVPDATA<22>
DVPDATA_23	AG6	ATI_DVPDATA<23>
THERMAL_DIODE	DPLUS	ATI_TDIODE_P
	DMINUS	ATI_TDIODE_N
ROM	ROMCS+	TP_ATI_ROMCS_L
TEST	TESTEN	ATI_TESTEN

ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	91	103	

Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Composite/s-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	93	103	

LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
	VGA	VGA	GPU_TV_Y
	VGA	VGA	GPU_TV_C
	VGA	VGA	GPU_TV_COMP
	LVDS	LVDS	LVDS_U_CLK_P
	LVDS	LVDS	LVDS_U_CLK_N
	LVDS	LVDS	LVDS_U_DATA_P<2..0>
	LVDS	LVDS	LVDS_U_DATA_N<2..0>
	LVDS	LVDS	LVDS_L_CLK_P
	LVDS	LVDS	LVDS_L_CLK_N
	LVDS	LVDS	LVDS_L_DATA_P<2..0>
	LVDS	LVDS	LVDS_L_DATA_N<2..0>
	TMDS	TMDS	TMDS_CLK_P
	TMDS	TMDS	TMDS_CLK_N
	TMDS	TMDS	TMDS_DATA_P<5..3>
	TMDS	TMDS	TMDS_DATA_N<5..3>
	TMDS	TMDS	TMDS_DATA_P<2..0>
	TMDS	TMDS	TMDS_DATA_N<2..0>



INVERTER INTERFACE



Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	94	103	

TMDS Filtering

Place series R's close to GPU, other parts near connector.




VGA SYNC BUFFERS




PLACE R9750 & R9751 CLOSE TO DVI CONNECTOR

DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



DVI INTERFACE



Isolation required for DVI power switch

3V LEVEL SHIFTERS

External Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	TMDS	TMDS	TMDS_CLK_R_P	75
	TMDS	TMDS	TMDS_CLK_R_N	75
	TMDS	TMDS	TMDS_DATA_R_P<5..0>	75
	TMDS	TMDS	TMDS_DATA_R_N<5..0>	75
	TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75 76
	TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75 76
	TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..0>	75 76
	TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..0>	75 76



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING

FSB_55S	FSB_COMMON	FSB_ADS_L	5 7 12
FSB_55S	FSB_COMMON	FSB_BNR_L	5 7 12
FSB_55S	FSB_COMMON	FSB_BPRI_L	7 12
FSB_55S	FSB_COMMON	FSB_BREQ0_L	5 7 12
FSB_55S	FSB_COMMON	FSB_DBSY_L	5 7 12
FSB_55S	FSB_COMMON	FSB_DEFER_L	7 12
FSB_55S	FSB_COMMON	FSB_DPWR_L	7 12
FSB_55S	FSB_COMMON	FSB_DRDY_L	5 7 12
FSB_55S	FSB_COMMON	FSB_HIT_L	5 7 12
FSB_55S	FSB_COMMON	FSB_HITM_L	5 7 12
FSB_55S	FSB_COMMON	FSB_LOCK_L	5 7 12
FSB_55S	FSB_COMMON	FSB_RS_L<2..0>	7 12
FSB_55S	FSB_COMMON	FSB_TRDY_L	7 12
FSB_55S	FSB_COMMON	FSB_CPURST_L	7 11 12 47
FSB_55S	FSB_DATA	FSB_D_L<63..0>	5 7 12
FSB_55S	FSB_DATA	FSB_DINV_L<3..0>	5 7 12
FSB_55S	FSB_DSTR	FSB_DSTBP_L<3..0>	5 7 12
FSB_55S	FSB_DSTR	FSB_DSTBN_L<3..0>	5 7 12
FSB_55S	FSB_ADDR	FSB_A_L<31..3>	5 7 12
FSB_55S	FSB_ADDR	FSB_REQ_L<4..0>	5 7 12
FSB_55S	FSB_ADSTR	FSB_ADSTB_L<3..0>	5 7 12
CPU_55S		FSB_IERR_L	7
CPU_55S		FSB_FERR_L	
CPU_55S		CPU_PWRGD	7 21
CPU_55S		CPU_INTR	7 21
CPU_55S		CPU_NMI	7 21
CPU_55S		CPU_A20M_L	7 21
CPU_55S		CPU_DPSLP_L	7 21
CPU_55S		CPU_IGNNE_L	7 21
CPU_55S		CPU_INIT_L	7 21
CPU_55S		CPU_SMI_L	7 21
CPU_55S		CPU_STPCLK_L	7 21
CPU_55S	CPU_2T01	CPU_THERMTRIP_L	
CPU_55S	CPU_2T01	PM DPRSLPVR	14 23 56
CPU_55S	CPU_2T01	IMVP DPRSLPVR	56
CPU_55S	CPU_GTLREF	CPU_GTLREF	7
CPU_55S	CPU_COMP	CPU_COMP<3>	7
CPU_27P4S	CPU_COMP	CPU_COMP<2>	7
CPU_55S	CPU_COMP	CPU_COMP<1>	7
CPU_27P4S	CPU_COMP	CPU_COMP<0>	7
CPU_55S	CPU_ITP	XDP_BPM_L<5..0>	7 11
CLK_FSB_100D	CPU_ITP	CPU_XDP_CLK_P	11 34
CLK_FSB_100D	CPU_ITP	CPU_XDP_CLK_N	11 34
CPU_55S	CPU_ITP	ITPRESET_L	11
CPU_55S	CPU_2T01	CPU_VID<6..0>	8 9 74
CPU_55S	CPU_2T01	CPU_VID<6..0>	8 9 74
CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	8 56
CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	8 56
CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	56
CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	56

MEM_CLK	MEM_70D
MEM_CTRL	MEM_45S
MEM_CMD	MEM_55S
MEM_DATA	MEM_55S
MEM_DQS	MEM_85D
FB_CLK	FB_75D
FB_ADCTRL	FB_35S_TO_55S
FB_ADCTRL	FB_55S
FB_DATA	FB_40S
LVDS	LVDS_100D
TMDS	TMDS_100D
VGA	VGA_75S
PCIE	PCIE_100D
DMI	DMI_100D
SATA	SATA_100D
IDE	IDE_55S
USB2	USB2_90D
ENET	ENET_100D
FW	FW_110D
SMB	SMB_55S
SPT	SPT_55S
CLK_FSB	CLK_FSB_100D
CLK_PCIE	CLK_PCIE_100D
CLK_MFD	CLK_MFD_55S
CLK_SLOW	CLK_SLOW_55S

AUDIO_55S	AUDIO	SB_ACZ_BITCLK	21
AUDIO_55S	AUDIO	ACZ_BITCLK	5 21 44
AUDIO_55S	AUDIO	SB_ACZ_SYNC	21
AUDIO_55S	AUDIO	ACZ_SYNC	5 21 44
AUDIO_55S	AUDIO	SB_ACZ_RST_L	21
AUDIO_55S	AUDIO	ACZ_RST_L	5 21 44
AUDIO_55S	AUDIO	ACZ_SDATAIN<0>	5 21 44
AUDIO_55S	AUDIO	SB_ACZ_SDATAOUT	21
AUDIO_55S	AUDIO	ACZ_SDATAOUT	5 21 44

TMDS	TMDS	TMDS_CLK_P	73 74 75
TMDS	TMDS	TMDS_CLK_N	73 74 75
TMDS	TMDS	TMDS_DATA_P<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_N<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_P<2..0>	73 74 75
TMDS	TMDS	TMDS_DATA_N<2..0>	73 74 75
TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75
TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<2..0>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<2..0>	75

M1 Net Properties
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT OF	103 OF 103