

# IMG5 17" REV E

## 11/01/05

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
E		408158	PRODUCTION RELEASED	DATE	DATE
				11/01/05	?

PDF	CSA	CONTENTS	SYNC MASTER	DATE
2	2	System Block Diagram	FINO-DD	06/20/2005
3	4	Power Block Diagram	FINO-PC	06/20/2005
4	5	Table Items	FINO-M23	08/26/2005
5	6	FUNC TEST 1 OF 2	FINO-ME	06/20/2005
6	7	Power Conn / Alias	M23-PC	06/20/2005
7	8	Signal Alias	FINO-DD	06/20/2005
8	9	FUNC TEST 2 OF 2	FINO-ME	06/20/2005
9	11	1.8V Vreg	M23-PC	06/20/2005
10	12	1.5V Vreg	FINO-PC	06/20/2005
11	13	1.2V Vreg	FINO-PC	06/20/2005
12	15	2.5V Vreg	FINO-PC	06/20/2005
13	16	5V & 3.3V Fets	FINO-PC	06/20/2005
14	17	Vesta Core / Misc	FINO-DC	06/20/2005
15	19	KODIAK CORE & BYPASS	Q63	08/01/2005
16	20	KODIAK & SHASTA MISC	FINO-ME	06/20/2005
17	23	Shasta Core Power	Q63	08/01/2005
18	24	Shasta Serial / Misc	FINO-ME	06/20/2005
19	25	PULSAR2 POWER	Q63	08/01/2005
20	26	PULSAR2 CLOCKS	FINO-ME	06/20/2005
21	27	Pulsar Aliases	FINO-ME	06/20/2005
22	28	System Management Unit	Q63	08/01/2005
23	29	SMU SUPPLEMENTAL (2)	FINO-HS	06/20/2005
24	30	SMU SUPPLEMENTAL (3)	FINO-HS	06/20/2005
25	31	SMU SUPPLEMENTAL (4)	FINO-HS	06/20/2005
26	32	Fan 0, 1 & System Temp	FINO-HS	06/20/2005
27	33	Fan 2 & HD Temp	FINO-HS	06/20/2005
28	39	I2C Connections	FINO-ME	06/20/2005
29	41	KODIAK EI PWR & CAPS	Q63	08/01/2005
30	42	KODIAK EI A	Q63	08/01/2005
31	43	CPU EI AND IO	FINO-HS	06/20/2005
32	44	KODIAK EI B	Q63	08/01/2005
33	47	CPU STRAPS	FINO-HS	06/20/2005
34	48	CPU POWER AND BYPASS	FINO-HS	06/20/2005
35	49	PROC DECOUPLING	FINO-HS	06/20/2005
36	50	CPU VCORE VREG	M23-HS	06/20/2005
37	52	CPU VCORE MORE BYPASS	FINO-HS	06/20/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
38	54	CPU AVDD VREG	FINO-HS	06/20/2005
39	55	T,V,I SENSORS	FINO-HS	06/20/2005
40	56	CPU ALIASES & MISC	FINO-HS	06/20/2005
41	58	KODIAK NBMEM PWR & CAPS	Q63	08/01/2005
42	59	Kodiak Memory Dq/Ctl	FINO-DS	06/20/2005
43	61	Parallel Term	FINO-DS	06/20/2005
44	62	Main Memory Clock Buffer	FINO-DS	06/20/2005
45	63	MEMORY ADDR BRANCHING	FINO-DS	06/20/2005
46	67	Memory Dimm A	FINO-DS	06/20/2005
47	68	MLB Mem Series Term	FINO-DS	06/20/2005
48	69	On-Board DDR SDRAM	FINO-DS	06/20/2005
49	70	On-Board DDR SDRAM	FINO-DS	06/20/2005
50	82	KODIAK PCI-E X16	Q63	08/01/2005
51	84	GPU PCIe	M23-DD	06/20/2005
52	85	Graphics Vregs	M23-DD	06/20/2005
53	86	GPU Core Power	FINO-DD	06/20/2005
54	87	GPU Frame Buffer	FINO-DD	06/20/2005
55	88	FB Series Termination	FINO-DD	06/20/2005
56	89	GPU GDDR SDRAM A	FINO-DD	06/20/2005
57	90	GPU GDDR SDRAM B	FINO-DD	06/20/2005
58	92	GPU Straps	FINO-DD	06/20/2005
59	93	GPU DVI & DACs	FINO-DD	06/20/2005
60	96	TMDS/Inverter/ExtVGA	M23-DD	06/20/2005
61	97	KODIAK PCI-E CONST	FINO-DD	06/20/2005
62	98	KODIAK HT16	Q63	08/01/2005
63	101	HT ALIASES	FINO-ME	06/20/2005
64	103	Shasta HyperTransport	Q63	08/01/2005
65	119	Shasta PCI Interface	Q63	08/01/2005
66	120	PCI SERIES TERMINATION	FINO-MW	06/20/2005
67	121	AIRPORT & BLUETOOTH	FINO-MW	06/20/2005
68	122	USB 2.0 PCI Interface	Q63	08/01/2005
69	125	BootROM	Q63	08/01/2005
70	127	Shasta Disk	M23-DC	06/20/2005
71	129	Disk Connectors	M23-DC	06/20/2005
72	130	ENET SERIES TERM	FINO-DC	06/20/2005
73	131	Shasta Ethernet	Q63	08/01/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
74	132	Vesta Ethernet PHY	Q63	08/01/2005
75	136	ETHERNET CONNECTOR	FINO-DC	06/20/2005
76	138	Shasta FireWire	Q63	08/01/2005
77	139	Vesta FireWire PHY	Q63	08/01/2005
78	140	FIREWIRE CONNECTORS	FINO-DC	06/20/2005
79	142	USB Host Interfaces	FINO-PC	07/05/2005
80	143	USB Device Interfaces	FINO-PC	06/20/2005
81	144	Flash Media Ctrl	FINO-PC	06/20/2005
82	145	Flash Connector	FINO-PC	06/20/2005
83	147	AUDIO: CODEC	FINO-SO	10/07/2005
84	148	AUDIO: LINE INPUT AMP	FINO-SO	10/07/2005
85	150	AUDIO: LINE OUT AMP	FINO-SO	10/07/2005
86	152	AUDIO: SPEAKER AMP	FINO-SO	10/07/2005
87	153	AUDIO: CONNECTORS	FINO-SO	10/07/2005
88	154	AUDIO: POWER SUPPLIES	FINO-SO	10/07/2005

<p style="font-size: small;">DIMENSIONS ARE IN MILLIMETERS</p> <p>xx : _____</p> <p>x.xx : _____</p> <p>x.xxx : _____</p> <p>ANGLES : _____</p> <p style="font-size: x-small;">DO NOT SCALE DRAWING</p> <div style="text-align: center;"> <p style="font-size: x-small;">THIRD ANGLE PROJECTION</p> </div>	<p><b>METRIC</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>DRAPTR</td><td>DESIGN CK</td></tr> <tr> <td>ENG APPD</td><td>MFG APPD</td></tr> <tr> <td>QA APPD</td><td>DESIGNER</td></tr> <tr> <td>RELEASE</td><td>SCALE</td></tr> <tr> <td></td><td style="text-align: center;">NONE</td></tr> </table> <p style="font-size: x-small;">MATERIAL/FINISH NOTED AS APPLICABLE</p> <p style="text-align: center;">SIZE <b>D</b></p>	DRAPTR	DESIGN CK	ENG APPD	MFG APPD	QA APPD	DESIGNER	RELEASE	SCALE		NONE	<p><b>Apple Computer Inc.</b></p> <p style="font-size: x-small;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="font-size: x-small;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="font-size: x-small;">I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p style="font-size: x-small;">II. NOT TO REPRODUCE OR COPY IT</p> <p style="font-size: x-small;">III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <p style="font-size: x-small;">TITLE</p> <p style="font-size: x-small;">DRAWING NUMBER</p> <p style="font-size: x-small;">REV.</p>
DRAPTR	DESIGN CK											
ENG APPD	MFG APPD											
QA APPD	DESIGNER											
RELEASE	SCALE											
	NONE											
		<p style="font-size: x-small;">SHT 1 OF 154</p>										




### System Block Diagram

SYNC\_MASTER=FINO-DD SYNC\_DATE=06/20/2005

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	2 OF 154	
NONE			



**Power Block Diagram**

SYNC\_MASTER=FINO-PC SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	4 OF	154
NONE			

8

7

6

5

4

3

2

1

PROCESSORS

NEED TO UPDATED BIN CODES AS NOTES

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION	
337S3224	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,1.9G,85C	1.9GHZ	1.10V	45W	50MV	U4300	17_INCH_LCD	CRITICAL
337S3220	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.1G,85C	2.1GHZ	1.10V	45W	50MV	U4300	20_INCH_LCD	CRITICAL

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3225	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.15V
337S3226	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.20V
337S3227	337S3224	17_INCH_LCD	U4300	IC,DD3.1,1.9G,1.25V
337S3228	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.15V
337S3229	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.20V
337S3230	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.25V
337S3231	337S3224	17_INCH_LCD	U4300	IC,DD3.0X,1.9G,1.30V
337S3221	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.15V
337S3222	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.20V
337S3223	337S3220	20_INCH_LCD	U4300	IC,DD3.1,2.1G,1.25V

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
343S0379	1	IC,KODIAK,V1.2,PBGA,200MM	U1900		CRITICAL
343S0377	1	IC,ASIC,SHASTA,V1.1,PBGA,LF	U2300		CRITICAL
343S0356	1	IC,ASIC,VESTA,V1.3,LF	U1701		CRITICAL
343S0319	1	IC,PULSAR2,100P,P8MM,BGA	U2500		CRITICAL

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
051-6790	1	PCB,SCHM,MLB,M23	SCH1	17_INCH_LCD	
051-6863	1	PCB,SCHM,MLB,M33	SCH1	20_INCH_LCD	
820-1783	1	PCB,FAB,MLB,M23	MLB1	17_INCH_LCD	CRITICAL
820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD	CRITICAL
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VFP1		
825-6447	1	BARCODE LABEL, MLB	LBL1		
341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500		CRITICAL
341T1752	1	PURCH ASSY, SMU BIG	U2800		CRITICAL
603-7318	1	M23 CPU HEATSINK	MECH1	OMIT	CRITICAL
603-7321	1	M33 CPU HEATSINK	MECH1	OMIT	CRITICAL
603-7319	1	M23 GPU HEATSINK	MECH2	OMIT	CRITICAL HEATSINKS ARE NOW ON THE PD BOM
603-7322	1	M33 GPU HEATSINK	MECH2	OMIT	CRITICAL
603-7320	1	M23 NB HEATSINK	MECH3	OMIT	CRITICAL
603-7323	1	M33 NB HEATSINK	MECH3	OMIT	CRITICAL
875-1905	1	CPU GAP FILLER	GAP1		
875-2429	1	LED COVER TAPE	TAPE1	17_INCH_LCD	

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0140	378S0141		LED700,LED700	KINGBRIGHT LED
343S0388	343S0356		U1701	VESTA A4
126S0078	126S0086		C722	EL CAP
126S0068	126S0088		CF000	EL CAP
353S1321	353S1105		U400	LM339
138S0558	138S0547			10UF CAP ALL LOC.
124-0338	124-0333			PANASONIC CAPS

Preinitial

Table Items

SYNC\_MASTER=FINO-M23 SYNC\_DATE=08/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	E
SCALE	SHT	OF
NONE	5	154

NO TEST XW NETS

Table of test nets for 'NO TEST XW NETS' including items like GND U1100, GND U1200, GND U1300, etc.

Table of test nets for 'NO TEST XW NETS' including items like GND GPU TPVSS, GND GPU TVSSR, GND GPU VSSDI, etc.

Table of test nets for 'NO TEST XW NETS' including items like GND NEC AVSS R, GND AUDIO SPKRAMP PLANE, GND AUDIO CODEC, etc.

Table of test nets for 'NO TEST XW NETS' including items like TP FBBCS1 L, AUD 4V5 FB, ITS RUNNING, etc.

Table of test nets for 'NO TEST XW NETS' including items like TP USB2 PWREN<0>, TP USB2 PWREN<1>, TP SB FLTTEST, etc.

FUNC TEST NETS

NOTES FROM TOM FUSSELMAN
PLACE TWO TEST POINTS ON TOP SIDE
FOR PP3V3\_ALL AND GND
PLACE WITHIN 1 INCH OF EACH OTHER
USE FAT TRACES

Table of functional test nets including items like FUNC\_TEST=TRUE PPVCORE\_CPU, FUNC\_TEST=TRUE PP3V3\_ALL\_SMU, etc.

Table of functional test nets for 'TOP SIDE ONLY' including items like FUNC\_TEST=TRUE SMU\_BOOT\_SCLK, FUNC\_TEST=TRUE SMU\_BOOT\_RXD, etc.

EE IDENTIFIED NO TEST NETS

Table of EE identified test nets including items like NC EI\_NB\_TO\_CPU\_B\_CLK\_P, NC EI\_NB\_TO\_CPU\_B\_CLK\_N, etc.

Table of EE identified test nets including items like KPVDD2, KPGND2, CPU DIODE POS, etc.

Table of EE identified test nets including items like RFBDC<126>, RFBDC<125>, RFBDC<124>, etc.

Table of EE identified test nets including items like RFBDC<122>, RFBDC<121>, RFBDC<120>, etc.

Table of EE identified test nets including items like RFBDC<11>, RFBDC<10>, RFBDC<9>, etc.

Table of EE identified test nets including items like RFBDC<8>, RFBDC<7>, RFBDC<6>, etc.

Table of EE identified test nets including items like NC NB\_CPU\_A1\_INT\_L, NC NB\_CPU\_B0\_INT\_L, etc.

Table of EE identified test nets including items like NC I2S2\_MCLK, NC SATA\_RXD\_N2\_C, etc.

Table of EE identified test nets including items like RFBDC<114>, RFBDC<113>, RFBDC<112>, etc.

Table of EE identified test nets including items like RFBDC<110>, RFBDC<109>, RFBDC<108>, etc.

Table of EE identified test nets including items like RFBDC<106>, RFBDC<105>, RFBDC<104>, etc.

Table of EE identified test nets including items like RFBDC<102>, RFBDC<101>, RFBDC<100>, etc.

Table of EE identified test nets including items like NC A\_AVREG\_0, NC A\_AVREG\_1, NC A\_AVREG\_2, etc.

Table of EE identified test nets including items like TP\_SB<29>, TP\_SB<28>, TP\_SB<27>, etc.

Table of EE identified test nets including items like RFBDC<98>, RFBDC<97>, RFBDC<96>, etc.

Table of EE identified test nets including items like RFBDC<95>, RFBDC<94>, RFBDC<92>, etc.

Table of EE identified test nets including items like RFBDC<91>, RFBDC<90>, RFBDC<88>, etc.

Table of EE identified test nets including items like RFBDC<87>, RFBDC<86>, RFBDC<85>, etc.

Table of EE identified test nets including items like NC HT\_NB\_TO\_MB\_CLK\_P<1>, NC J2904\_11, etc.

Table of EE identified test nets including items like TP\_SB<19>, TP\_SB<18>, TP\_SB<17>, etc.

Table of EE identified test nets including items like RFBDC<83>, RFBDC<82>, RFBDC<81>, etc.

Table of EE identified test nets including items like RFBDC<79>, RFBDC<78>, RFBDC<76>, etc.

Table of EE identified test nets including items like RFBDC<75>, RFBDC<74>, RFBDC<72>, etc.

Table of EE identified test nets including items like RFBDC<71>, RFBDC<70>, RFBDC<69>, etc.

Table of EE identified test nets including items like RFBDC<38>, RFBDC<37>, RFBDC<36>, etc.

Table of EE identified test nets including items like RFBDC<54>, RFBDC<53>, RFBDC<52>, etc.

Table of EE identified test nets including items like RFBDC<50>, RFBDC<49>, RFBDC<48>, etc.

Table of EE identified test nets including items like RFBDC<47>, RFBDC<45>, RFBDC<44>, etc.

Table of EE identified test nets including items like RFBDC<42>, RFBDC<41>, RFBDC<40>, etc.

Table of EE identified test nets including items like RFBDC<34>, RFBDC<33>, RFBDC<32>, etc.

Table of EE identified test nets including items like RFBDC<28>, RFBDC<27>, RFBDC<26>, etc.


Table of EE identified test nets including items like RFBDC<25>, RFBDC<23>, RFBDC<22>, etc.

Table of EE identified test nets including items like RFBDC<21>, RFBDC<19>, RFBDC<18>, etc.

Table of EE identified test nets including items like RFBDC<17>, RFBDC<16>, RFBDC<15>, etc.

Table of EE identified test nets including items like RFBDC<14>, RFBDC<13>, RFBDC<12>, etc.

Table of EE identified test nets including items like RFBDC<11>, RFBDC<10>, RFBDC<9>, etc.




FUNC TEST 1 OF 2

SYNC\_MASTER=FINO-ME SYNC\_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC., DRAWING NUMBER 051-6790, REV. E, SCALE NONE, SHEET 6 OF 154



**RUN RAILS**

ONLY ON IN RUN

**PWRON RAILS**

ON IN RUN AND SLEEP

**ALL RAILS**

ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)


**GND RAILS**

**CHASSIS GND**

**PLANE STITCHING CAPS**

Power Conn / Alias	
SYNC_MASTER=M23-PC	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

	APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
		D	051-6790	E
	SCALE	NONE	SHT	7 OF 154



D

C

B

A

D

C

B

A

**Signal Alias**

SYNC\_MASTER=FINO-DD      SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	8	154	

THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED

THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS

Table with 3 columns: Net Name, Test Point Name, and Reference Number. Lists various test points like ENET\_TXD\_R<7>, TP\_VESTA\_TVCO\_24, etc.

Table with 3 columns: Net Name, Test Point Name, and Reference Number. Lists various test points like Q803\_C, PLLLOCK, LED\_PPIV8\_RUN\_P, etc.

THE FOLLOWING PULSAR NETS WILL BE TESTED VIA TEST JET

Table with 3 columns: Net Name, Test Point Name, and Reference Number. Lists various test points like CPU\_A\_TBN\_CLK\_R, CPU\_B\_TBN\_CLK\_R, etc.

Table with 3 columns: Net Name, Test Point Name, and Reference Number. Lists various test points like 100M\_N<0>, 100M\_P<0>, CKA\_N<0>, etc.

ADDING NO\_TEST TO ALL PCIE NETS TO AVOID STUBS WILL GET COVERAGE IN FCT WITH A DIAG THAT CHECKS THAT THE BUS IS 16 LANES WIDE

Table with 3 columns: Net Name, Test Point Name, and Reference Number. Lists various test points like PCIE\_NB\_TO\_SLOTA\_NF<0..15>, etc.

JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD ADDING FUNC\_TEST=TRUE TO THESE NETS

Table with 3 columns: Net Name, Test Point Name, and Reference Number. Lists various test points like TP\_JTAG\_SB\_TCK, TP\_JTAG\_SB\_TDI, etc.

Table with 3 columns: Net Name, Test Point Name, and Reference Number. Lists various test points like JTAG\_NB\_TCK, JTAG\_NB\_TDI, etc.

Table with 3 columns: Net Name, Test Point Name, and Reference Number. Lists various test points like TP\_JTAG\_VESTA\_TDI, TP\_JTAG\_VESTA\_TDO, etc.

Table with 3 columns: Net Name, Test Point Name, and Reference Number. Lists various test points like JTAG\_CPU\_TCK, JTAG\_CPU\_TDI, etc.

FUNC TEST 2 OF 2

SYNC\_MASTER=FINO-ME SYNC\_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with 3 columns: Apple logo, Drawing Number (051-6790), and Rev. (E). Includes scale and sheet information.




# 1.8V VOLTAGE REGULATOR



NOTE:  
 SET OUTPUT=1.85V FOR FRAMEBUFFER.  
 IRU3037ACS VREF=0.8VDC  
 $V_{OUT}=V_{REF} * (R_{903}+R_{905}) / R_{905} = 1.85VDC$   
 POWER BUDGET CURRENT OF TOTAL RAILS  
 9.8A PEAK  
 6.7A CONTINUOUS

POWER BUDGET CURRENT OF FET  
 7.4A PEAK  
 4.5A CONTINUOUS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q1101, Q1102	



**1.8V Vreg**  
 SYNC\_MASTER=M23-PC SYNC\_DATE=06/20/2005  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	11 OF	154
NONE			

# KODIAK CORE VOLTAGE REGULATOR


NOTE:

IRU3037ACS VREF=0.8VDC  
 $V_{OUT} = V_{REF} * (R_{1203} + R_{1205}) / R_{1205} = 1.25VDC$

LOAD FROM POWER BUDGET  
 8.5A PEAK CURRENT DRAW  
 7.2A CONTINUOUS CURRENT DRAW


1.35V R1205=2.87K  
 1.30V R1205=3.24K  
 1.25V R1205=3.65K

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0340	376S0388		Q1201, Q1202	



TURNING ON PP2V5\_PWRON WITH 1V2\_PWRON  
 SO THAT 1.5V IS THE FIRST RAIL UP ON KODIAK

## PP1V5\_PWRON\_PULSAR




LOAD FROM POWER BUDGET  
 1.3A PEAK CURRENT DRAW  
 1.0A CONTINUOUS CURRENT DRAW

**1.5V Vreg**  
 SYNC\_MASTER=FINO-PC SYNC\_DATE=06/20/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	12 OF	154
NONE			

# PP1V2\_ALL VOLTAGE REGULATOR




NOTE:  
 SET OUTPUT=1.22-1.23V  
 IRU3037ACS VREF=0.8VDC  
 VOUT=VREF\*(R1003+R1005)/R1005=1.22-1.23VDC

POWER BUDGET CURRENT OF TOTAL RAILS  
 3.2A PEAK  
 2.6A CONTINUOUS

## PP1V2\_PWRON FET SWITCH


PEAK CURRENT 1.3A  
 1.0A CONTINUOUS



PP1V2\_PWRON COMES UP BEFORE GPU\_POWERUP\_L SO THAT SHASTA CORE GETS POWER BEFORE ANYTHING ELSE

## PP1V2\_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT



1.2V Vreg  
 SYNC\_MASTER=FINO-PC SYNC\_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	13 OF	154
NONE			


# PP2V5\_ALL VOLTAGE REGULATOR

NOTE:  
 SET OUTPUT=2.5V  
 IRU3037CS VREF=1.24VDC  
 $V_{OUT} = V_{REF} * (R_{1581} + R_{1582}) + 1 = 5.505VDC$   
 POWER BUDGET CURRENT OF TOTAL RAILS  
 0.2A PEAK  
 0.1A CONTINUOUS




## PP2V5\_PWRON FET SWITCH PEAK CURRENT 0.1A

## PP2V5\_RUN FET SWITCH PEAK CURRENT 0.1A



**2.5V Vreg**  
 SYNC\_MASTER=FINO-PC SYNC\_DATE=06/20/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	15 OF	154
NONE			



PRELIMINARY

**5V & 3.3V Fets**

SYNC\_MASTER=FINO-PC SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6790</b>	REV. <b>E</b>
	SCALE NONE	SHT 16 OF	154


# Page Notes

Power aliases required by this page:


Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
- VESTA1V2\_BURST / VESTA1V2\_PULSE  
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

## VESTA JTAG



M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS



**Vesta Core / Misc**


SYNC\_MASTER=FINO-DC SYNC\_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	REV.
NONE	17	154	




PPVOCORE\_PWRON\_NB

KODIAK CORE  
PP1900  
P4MM  
1.6V  
Q63 = PP1V6

SEE\_TABLE

U1900 KODIAK-ASIC-040812 CORE & PCI-E POWER BGA (9 OF 10)	
(1.6V-1.2V)	
N15 VDD_CORE	CORE_GND
P17 VDD_CORE	CORE_GND
P21 VDD_CORE	CORE_GND
R14 VDD_CORE	CORE_GND
R18 VDD_CORE	CORE_GND
R22 VDD_CORE	CORE_GND
T16 VDD_CORE	CORE_GND
T20 VDD_CORE	CORE_GND
U15 VDD_CORE	CORE_GND
U19 VDD_CORE	CORE_GND
V17 VDD_CORE	CORE_GND
V21 VDD_CORE	CORE_GND
W14 VDD_CORE	CORE_GND
W18 VDD_CORE	CORE_GND
W22 VDD_CORE	CORE_GND
Y16 VDD_CORE	CORE_GND
Y20 VDD_CORE	CORE_GND
AA15 VDD_CORE	CORE_GND
AA19 VDD_CORE	CORE_GND
AA23 VDD_CORE	CORE_GND
AB17 VDD_CORE	CORE_GND
AB21 VDD_CORE	CORE_GND
AC14 VDD_CORE	CORE_GND
AC18 VDD_CORE	CORE_GND
AC22 VDD_CORE	CORE_GND
P16 CORE_GND	
P20 CORE_GND	
R15 CORE_GND	
R19 CORE_GND	
R23 CORE_GND	
T17 CORE_GND	
T21 CORE_GND	
U14 CORE_GND	
U18 CORE_GND	
V16 CORE_GND	
V20 CORE_GND	
W15 CORE_GND	
W19 CORE_GND	
W23 CORE_GND	
Y17 CORE_GND	
Y21 CORE_GND	
AA14 CORE_GND	
AA18 CORE_GND	
AA22 CORE_GND	
AB16 CORE_GND	
AB20 CORE_GND	
AC15 CORE_GND	
AC19 CORE_GND	
AC23 CORE_GND	



KODIAK CORE & BYPASS


SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY  
 LAST MODIFIED=Tue Nov 1 14:55:45 2005  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	19 154


SHASTA ALIASES

PCI\_RESET\_L IS AN 'AND' OF SB\_PCI\_RESET\_L (SB) AND SYS\_IO\_RESET\_L (SMU)





SHASTA JTAG

THESE PINS HAVE INTERNAL PULLUPS OR PULLDOWNS




SHASTA GPIO TERMINATIONS (SOME OF THESE ARE NOSTUFF ON PAGE 24)





KODIAK ALIASES


KODIAK JTAG\_TRST PULLED HIGH TO ALLOW SMU DEBUG ACCESS




C2055 ADDED FOR KODIAK RAM DECOUPLING PAGE 58 IS SHORT ONE CAP



NEED TO CHECK ALL I2C ADDRESSES



POWER / TEST / MISC



NOTE: PMR\_CLK\_STOP CAN BE USED TO STOP ALL CLOCKS IN KODIAK USED FOR DEBUG PLACE R2012 IN AN ACCESSIBLE LOCATION

KODIAK & SHASTA MISC SYNC\_MASTER=FINO-ME SYNC\_DATE=06/20/2005 NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET OF. Values: D, 051-6790, E, NONE, 20, 154.



Page Notes


Power aliases required by this page:  
 - =PP3V3\_PWRON\_SB\_PCI64 (VIO1) (TO 5V OR 3.3V)  
 - =PP3V3\_PWRON\_SB\_PCI32 (VIO2) (TO 5V OR 3.3V)  
 - =PP3V3\_PWRON\_SB  
 - =PP2V5\_PWRON\_SB  
 - =PP1V2\_PWRON\_SB\_VCORE

NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:  
 (NONE)


BOM options provided by this page:  
 (NONE)

Power Sequencing:  
 Must power Shasta VCore rail before any other Shasta supplies.




Shasta Core Power	
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		23	154




ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB DTI 24 147
I2S0_TO_DEV		I2S0_SB_TO_DEV DTO 24 147
I2S0_TO_DEV	AUDIO	I2S0_MCLK 24 154
I2S0_TO_DEV		I2S0_BITCLK 24 147
I2S0_BIDIR		I2S0_SYNC 24 147
I2S1_TO_SB		I2S1_DEV_TO_SB DTI 24 24
I2S1_TO_DEV		I2S1_SB_TO_DEV DTO 24 24
I2S1_TO_DEV	0.25mm SPACING	I2S1_MCLK 24 24
I2S1_TO_DEV		I2S1_BITCLK 24 24
I2S1_BIDIR		I2S1_SYNC 24 24
I2S2_TO_SB		I2S2_DEV_TO_SB DTI 24 154
I2S2_TO_DEV		I2S2_SB_TO_DEV DTO 24 154
I2S2_TO_DEV	0.25mm SPACING	I2S2_MCLK 24 154
I2S2_TO_DEV		I2S2_BITCLK 24 154
I2S2_BIDIR		I2S2_SYNC 24 154
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALI 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO R 24
SB_CLK25M_ATA	0.38mm SPACING	SB_CLK25M_SATA 24 26
	P3MM SPACING	NB_TO_SB_INT 24
	P3MM SPACING	SB_CPU_A0_INT_L 24
	P3MM SPACING	SB_CPU_A1_INT_L 24
	P3MM SPACING	SB_CPU_B0_INT_L 24
	P3MM SPACING	SB_CPU_B1_INT_L 24
	P3MM SPACING	PCI_AIRPORT_INT_L 24 131
	P3MM SPACING	PCI_USB2_INT_L 24
	P3MM SPACING	I2S0_RESET_L 24 147
	P3MM SPACING	I2S1_RESET_L 24 24
	P3MM SPACING	I2S2_RESET_L 24 154
	P3MM SPACING	MB_SLOT_RESET_L 24
	P3MM SPACING	NB_SLOT_RESET_L 20 24
	P3MM SPACING	SB_CPU_A0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_A1_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B1_SRESET_L 24 56




Pin within each BOM as necessary to map between BOMs

Pin	Signal	Pin	Signal	Pin	Signal
147 24	I2S0_DEV_TO_SB DTI	RP2410	3 6 33	I2S0_SB_TO_DEV DTO R	WT
147 24	I2S0_SB_TO_DEV DTO	RP2410	4 5 33	I2S0_MCLK R	US
154 24	I2S0_MCLK	RP2420	1 8 33	I2S0_BITCLK R	AA
147 24	I2S0_BITCLK	RP2410	2 7 33	I2S0_SYNC R	YV
147 24	I2S0_SYNC	RP2410	2 7 33	I2S0_SYNC R	YV
24 8	I2S1_DEV_TO_SB DTI	RP2420	3 6 33	I2S1_SB_TO_DEV DTO R	WT
24 8	I2S1_SB_TO_DEV DTO	RP2420	4 5 33	I2S1_MCLK R	US
24 8	I2S1_MCLK	RP2430	2 7 33	I2S1_BITCLK R	AA
24 8	I2S1_BITCLK	RP2430	3 6 33	I2S1_BITCLK R	AA
24 8	I2S1_SYNC	RP2410	1 8 33	I2S1_SYNC R	YV
24 8	I2S1_SYNC	RP2410	1 8 33	I2S1_SYNC R	YV
24 8	I2S1_RESET_L	RP2410	1 8 33	I2S1_RESET_L	YV
154 24	I2S2_DEV_TO_SB DTI	RP2430	4 5 33	I2S2_SB_TO_DEV DTO R	WT
154 24	I2S2_SB_TO_DEV DTO	RP2430	4 5 33	I2S2_MCLK R	US
154 24	I2S2_MCLK	RP2420	1 8 33	I2S2_BITCLK R	AA
154 24	I2S2_BITCLK	RP2420	2 7 33	I2S2_BITCLK R	AA
154 24	I2S2_SYNC	RP2430	1 8 33	I2S2_SYNC R	YV
154 24	I2S2_SYNC	RP2430	1 8 33	I2S2_SYNC R	YV
154 24	I2S2_RESET_L	RP2430	1 8 33	I2S2_RESET_L	YV

Pin	Signal	Pin	Signal	Pin	Signal
147 24	I2S0_RESET_L	ARB1	24	SB_GPIO_H_3	GP10
24 24	SB_GPIO_H_3	GP10	24	SB_PCI_SEL32BIT	WP
30 24	I2C_SB_SCL	YV	24	I2C_SB_SDA	ABT
30 24	I2C_SB_SDA	ABT	24	SHASTA_SYS_IO_RESET_L	EP
28 24	SB_STOPXTALS_L	W10	24	SMU_SUSPENDREQ_L	U11
43 30 28	SMU_SUSPENDREQ_L	U11	24	SB_SUSPENDACK_L	V11
28 24	SB_SUSPENDACK_L	V11	24	SYS_PME_L	W18
122 28	SYS_PME_L	W18	24	TP_SB_WATCHDOG	V12
9 24	TP_SB_WATCHDOG	V12	24	JTAG_SB_TDI	AA11
20 24	JTAG_SB_TDI	AA11	24	JTAG_SB_TDO	W10
20 24	JTAG_SB_TDO	W10	24	JTAG_SB_TCK	AB11
20 24	JTAG_SB_TCK	AB11	24	JTAG_SB_TMS	Y11
20 24	JTAG_SB_TMS	Y11	24	JTAG_SB_TRST_L	W12
20 9	JTAG_SB_TRST_L	W12	24	SB_TEST_MODE_PD	A1
4 24	TP_SB_PL1TEST	U14	24	TP_SB_FTSTEST	V14
4 24	TP_SB_FTSTEST	V14	24	SB_CLK18M_XTALI	W13
24 24	SB_CLK18M_XTALI	W13	24	SB_CLK18M_XTALO R	V12
26 24	SB_CLK25M_SATA	U15	24	SB_CLK18M_XTALO	V12
26 24	SB_CLK18M_XTALO	V12	24	XTAL_18_O	V12
26 24	SB_CLK18M_XTALO	V12	24	XTAL_18_GND	AB11
26 24	SB_CLK18M_XTALO	V12	24	XTAL_18_GND	AB11








**PULSAR2 POWER**  
SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6790	REV.	E
	SCALE	NONE	SHT	OF	25	154

PLACE ALL 0-OHM SERIES RESISTORS ON THIS PAGE NEAR PULSAR



REMOVED R2632 AND R2630 FROM UNUSED CLOCKS FOR EMC

QUASAR CLOCKS ARE RESISTOR DIVIDED DOWN TO 1.8V ON QUASAR PAGES  
LAST MODIFIED: APR 24, 04

**PULSAR2 CLOCKS**  
 SYNC\_MASTER=FINO-ME SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D 051-6790		
NONE	SHT	OF	
	26	154	

### N/C ALIASES

### N/C RAINIER CLOCKS

NC\_CLK\_RAI\_REFCLK\_66M == CLK\_RAI\_REFCLK\_66M 26  
MAKE\_BASE=TRUE

NC\_CLK\_RAI\_GIGE\_25MHZ == CLK\_RAI\_GIGE\_25MHZ 26  
MAKE\_BASE=TRUE

NC\_CLK\_RAI\_200M\_P<0> == CLK\_RAI\_200M\_P<0> 26  
MAKE\_BASE=TRUE

NC\_CLK\_RAI\_200M\_N<0> == CLK\_RAI\_200M\_N<0> 26  
MAKE\_BASE=TRUE

NC\_CLK\_RAI\_PCIEA\_P<0> == CLK\_RAI\_PCIEA\_P<0> 26  
MAKE\_BASE=TRUE

NC\_CLK\_RAI\_PCIEA\_N<0> == CLK\_RAI\_PCIEA\_N<0> 26  
MAKE\_BASE=TRUE

NC\_CLK\_RAI\_PCIEB\_P<0> == CLK\_RAI\_PCIEB\_P<0> 26  
MAKE\_BASE=TRUE

NC\_CLK\_RAI\_PCIEB\_N<0> == CLK\_RAI\_PCIEB\_N<0> 26  
MAKE\_BASE=TRUE

NC\_CLK\_RAI\_PCIEC\_P<0> == CLK\_RAI\_PCIEC\_P<0> 26  
MAKE\_BASE=TRUE

NC\_CLK\_RAI\_PCIEC\_N<0> == CLK\_RAI\_PCIEC\_N<0> 26  
MAKE\_BASE=TRUE

### N/C CPUB CLOCKS

NC\_EI\_CPU\_B\_SYSCLK\_P == EI\_CPU\_B\_SYSCLK\_P 26  
MAKE\_BASE=TRUE

NC\_EI\_CPU\_B\_SYSCLK\_N == EI\_CPU\_B\_SYSCLK\_N 26  
MAKE\_BASE=TRUE

NC\_CPU\_B\_APSYNC == CPU\_B\_APSYNC 26  
MAKE\_BASE=TRUE

### N/C QUASAR CLOCKS

NC\_RAM\_ARB0\_REF25MHZ == RAM\_ARB0\_REF25MHZ 26  
MAKE\_BASE=TRUE

NC\_RAM\_ARB1\_REF25MHZ == RAM\_ARB1\_REF25MHZ 26  
MAKE\_BASE=TRUE


### CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	479
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	481
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	483
119 26 PCI_CLK33M_SB_EXT RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB_CAP	480

NOTE:

ALL OTHER CLOCK CONTRAINTS ON THEIR  
RESPECTIVE BUS PAGES

26 PCI\_CLK33M\_USB2 == PCI\_CLK33M\_USB2 122  
MAKE\_BASE=TRUE



#### Pulsar Aliases

SYNC\_MASTER=FINO-ME SYNC\_DATE=06/20/2005

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	27 OF 154	
NONE			



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_CLK10M_XTAL	0.38MM SPACING	
SMU_CLK10M_XOUT	0.38MM SPACING	
SMU_CLK10M_XOUT_R	0.38MM SPACING	
RTC_CLK32K_X1	0.38MM SPACING	
RTC_CLK32K_X2	0.38MM SPACING	
SMU_IO_RESET_L	P3MM SPACING	
SYS_NORTH_RESET_L	0.25MM SPACING	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_RESET	0.25MM SPACING	
SMU_RESET	0.25MM SPACING	
SMU_RESET	0.3MM SPACING	
SMU_RESET	P3MM SPACING	


SYS_NORTH_RESET_L	28 30
SYS_IO_RESET_L	24 10 119 122
CLOCK_RESET_L	26 28
SYS_RESET_BUTTON_L	28 29

### Page Notes

- Power aliases required by this page:
  - =PP3V3\_ALL\_SMU
  - =PP3V3\_ALL\_RTC
  - =PP3V3\_PWRON\_SMU
  - =PPVREF\_SMU (SMU AVCC OR 2.5V REFERENCE)
- Signal aliases required by this page: (NONE)
- BOM options provided by this page: (NONE)
- NOTE: CPU current/voltage monitoring (CPU\_SENSE\_I/CPU\_SENSE\_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND\_SMU\_AVSS. SMU\_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.
- NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND\_SMU\_AVSS). None of those capacitors are provided on this page.
- NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.
- NOTE: Pinout matches SMU pinout v1.51.




### SMU Pull-ups / pull-down



P1[0] NOT USED --->

SMU Pin	Function	SMU Pin	Function
55	CPU_SENSE_I	P0[0]	AN00
55	CPU_SENSE_V	P0[1]	AN01
55	CPU_TEMP	P0[2]	AN02
29	CPU_BYPASS	P0[3]	AN03
31	SMU_FAN_RPM3	P0[4]	AN04
31	SMU_FAN_RPM4	P0[5]	AN05
31	SMU_FAN_RPM5	P0[6]	AN06
31	SMU_SER_SEL	P0[7]	AN07
4	SMU_PWRSEQ_P1_0	P1[0]	AN20
4	SMU_PWRSEQ_P1_1	P1[1]	AN21
4	SMU_PWRSEQ_P1_2	P1[2]	AN22
4	SMU_PWRSEQ_P1_3	P1[3]	AN23
4	SMU_PWRSEQ_P1_4	P1[4]	AN24
7	SYS_POWERFAIL_L	P1[5]	INT3*
31	SMU_FAN_TACH9	P1[6]	INT4*
31	SYS_DOOR_AJAR_L	P1[7]	INT5*
31	SMU_FAN_TACH6	P2[0]	SDAmm
31	SMU_FAN_TACH7	P2[1]	SCLmm
31	SMU_FAN_TACH0	P2[2]	IOC2
31	SMU_FAN_TACH1	P2[3]	IOC3
31	SMU_FAN_TACH2	P2[4]	IOC4
31	SMU_FAN_TACH3	P2[5]	IOC5
31	SMU_FAN_TACH4	P2[6]	IOC6
31	SMU_FAN_TACH5	P2[7]	IOC7
31 28	I2C_SMU_A_SDA_IN	P3[0]	CLK3
31 28	I2C_SMU_A_SDA_OUT_L	P3[1]	Sin3
31 28	I2C_SMU_A_SCL_IN	P3[2]	Sout3
31 28	I2C_SMU_A_SCL_OUT_L	P3[3]	
31 28	I2C_SMU_E_SDA	P3[4]	
31 28	I2C_SMU_E_SCL	P3[5]	
31 28	DIAG_LED	P3[6]	
31 28 24	SYS_OVERTEMP_L	P3[7]	
AN0	P10[0]	76	S   S   S   S
AN1	P10[1]	74	Y   Y   Y   Y
AN2	P10[2]	73	Y   Y   Y   Y
AN3	P10[3]	72	Y   Y   Y   Y
X10*	P10[4]	71	Y   Y   Y   Y
X11*	P10[5]	70	Y   Y   Y   Y
X12*	P10[6]	69	Y   Y   Y   Y
X13*	P10[7]	68	Y   Y   Y   Y
TA0out	P8[0]	19	Y   Y   Y   Y
TA1in	P8[1]	18	Y   Y   Y   Y
INT0*	P8[2]	17	Y   Y   Y   Y
INT1*	P8[3]	16	S   S   S   S
INT2*	P8[4]	15	Y   Y   Y   Y
NMI*	P8[5]	14	Y   Y   Y   S
CR*	P8[6]	8	Y   Y   Y   Y
CR*	P8[7]	7	Y   Y   Y   Y
TB0in	P9[0]	5	Y   Y   Y   Y
TB1in	P9[1]	4	Y   Y   Y   S
TB2in	P9[2]	3	Y   Y   Y   Y
AN24	P9[3]	2	Y   Y   Y   Y
AN25	P9[5]	1	Y   Y   Y   Y
AN26	P9[6]	80	Y   Y   Y   Y
AN27	P9[7]	79	S   S   Y   S
SB_CPU_VDNAP1	P10[0]	24	
SMU_IO_RESET_L	P10[1]	28 30	
NB_SUSPENDACK_L	P10[2]	30	
SB_SUSPENDACK_L	P10[3]	24	
SMU_SUSPENDREQ_L	P10[4]	24 28 30 43	
SYS_POWER_BUTTON_L	P10[5]	6 28 29	
SYS_RESET_BUTTON_L	P10[6]	28 29	
I2C_SMU_CPU_SCL_OUT_L	P10[7]	28 31	
CPU_VID<0>	P6[0]	43	Y   Y   N   N
CPU_VID<1>	P6[1]	42	Y   Y   N   N
CPU_VID<2>	P6[2]	41	Y   Y   N   N
CPU_VID<3>	P6[3]	40	Y   Y   S   S
CPU_VID<4>	P6[4]	31	Y   Y   S   S
CPU_VID<5>	P6[5]	30	Y   Y   S   S
SMU_BOOT_RXD	P6[6]	29	Y   Y   Y   Y
SMU_BOOT_TXD	P6[7]	28	Y   Y   Y   Y
I2C_SMU_B_SDA	P7[0]	27	Y   Y   Y   Y
I2C_SMU_B_SCL	P7[1]	26	Y   Y   Y   Y
I2C_SMU_CPU_SDA_IN	P7[2]	25	Y   Y   N   N
SMU_FAN_RPM0	P7[3]	24	Y   Y   Y   N
I2C_SMU_CPU_SCL_IN	P7[4]	23	Y   Y   Y   Y
SMU_FAN_RPM1	P7[5]	22	Y   Y   Y   Y
SB_CPU_VDNAP2	P7[6]	21	N   S   S   Y   Y
SMU_FAN_RPM2	P7[7]	20	Y   Y   Y   Y
SYS_LED	P8[0]	29	
SYS_NORTH_RESET_L	P8[1]	28 30	
SYS_PME_L	P8[2]	24 28 122	
SB_CPU_VDNAP0_OR_OREQ_OR_SPDIF	P8[3]	31	
SYS_SLEWING_L	P8[4]	24 26 28 50	
I2C_SMU_CPU_SDA_OUT_L	P8[5]	28 31	
SYS_POWERUP_L	P8[6]	6 7 12 28 50 85	
SMU SLEEP	P8[7]	28 30	
CLOCK_RESET_L	P9[0]	26 28	
SMU_FAN_TACH8	P9[1]	31	
SB_TO_SMU_INT_L	P9[2]	24	
SB_STOPXRTALS_L	P9[3]	24	
SMU_PWRSEQ_P9_5	P9[5]	4	
SMU_PWRSEQ_P9_6	P9[6]	4	
SYS_SLOT_PWR	P9[7]	31	
SMU_BOOT_BUSY	P6[0]	6 29	
SMU_BOOT_SCLK	P6[0]	6 29	
SMU_BOOT_CE	P6[0]	6 29	



## System Management Unit

### Alternate Functions

Tower & Server		Tower & Server	
Port	Signal	Port	Signal
31 28	CPU_VID<0>	6.0	SAT MRESET L
31 28	CPU_VID<1>	6.1	CPU A INSERTED L
31 28	CPU_VID<2>	6.2	CPU B INSERTED L
31 28	I2C_SMU_CPU_SDA_IN	7.2	SMU_FAN_PWM8
31 28	I2C_SMU_CPU_SCL_IN	7.4	SMU_FAN_PWM9
31 28	I2C_SMU_A_SDA_IN	3.0	I2C_SMU_A_SDA
31 28	I2C_SMU_A_SDA_OUT_L	3.1	I2C_SMU_A_SCL
31 28	CPU_VID<3>	6.3	SMU_FAN_RPM6
31 28	CPU_VID<4>	6.4	SMU_FAN_RPM7
31 28	I2C_SMU_A_SCL_IN	3.2	NB_TDI
31 28	I2C_SMU_A_SCL_OUT_L	3.3	NB_TCK
31 28	I2C_SMU_CPU_SDA_OUT_L	8.5	NB_TMS
31 28	I2C_SMU_CPU_SCL_OUT_L	10.7	NB_TDO_SMU

### System Management Unit

SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SHEET 28		OF 154



APPLE COMPUTER INC.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0081	1	RES, 39.2 OHM, 1%, 402, LF	R2903	20_INCH_LCD

**SMU SUPPLEMENTAL (2)**


SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	29	154	

R2930, R2931, J2904 SHOULD BE MOVED BACK TO THE DEVELOPMENT BOM POST-RAMP



SHARE SMU JTAG TCK WITH CPU AND NB (PRIMARY PLAN)  
 SHARE SMU JTAG TDI WITH CPU AND NB (PRIMARY PLAN)  
 NOTE: WE WENT WITH BACKUP PLAN, PRIMARY REMOVED  
 TO AVOID STUBS

NB JTAG IS A DEVELOPMENT ONLY FEATURE  
 PLACE 0-OHM R3030 AND R3031 TO AVOID STUBS  
 R3030, R3031, C3031, U3031, R3032, R3033 SHOULD MOVE TO DEVELOPMENT BOM POST RAMP

PCB: PLACE U3070 NEAR SMU

PCB: PLACE U3030 AND U3031 NEAR CPU AND KODIAK.  
 PCB: PLACE 33 OHM RES NEAR U3030/31 PART.

PCB: PLACE R3050, Q3050, R3051 NEAR CPU. PLACE Q3021, R3052 NEAR SMU.

**SMU SUPPLEMENTAL (3)**

SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	30 OF 154	
NONE			



# SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
Q63 NC'S THESE AS IT USES A SAT.		CPU_SENSE_I0 P0.0	
		CPU_SENSE_V0 P0.1	
		CPU_TEMP0 P0.2	
		CPU_BYPASS P0.3	
M23/M33 DOESN'T HAVE THOSE FANS.	NC SMU FAN RPM3	FAN_CNTRL0_4 P0.4	SMU FAN RPM3
	NC SMU FAN RPM4	FAN_CNTRL0_5 P0.5	SMU FAN RPM4
	NC SMU FAN RPM5	FAN_CNTRL0_6 P0.6	SMU FAN RPM5
Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE. M23/M33 DOESN'T USE. P1.0 NC ON PG 7.	NC SMU SER_SEL	SMU_SCCL_SEL P0.7	SMU SER_SEL
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.		CPU_SENSE_I1 P1.1	
		CPU_SENSE_V1 P1.2	
		CPU_TEMP1 P1.3	
		PS1_3 P1.3	
		PS1_4 P1.4	
M23/M33 DOESN'T USE P1.4. NC ON PG 7.		POWERFAIL* P1.5	
CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE. CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR? CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE. M23/M33 DOESN'T HAVE THIS FAN.	NC SMU CPU VID LE0	CPU_VID_LE0 P1.6	SMU FAN TACH9
	NC SYS DOOR AJAR L	DOOR_AJAR* P1.7	SYS DOOR AJAR L
	NC SMU CPU VID LE1	CPU_VID_LE1 P2.5	SMU FAN TACH6
	NC SMU FAN TACH7	FAN_TACH2_1 P2.1	SMU FAN TACH7
		FAN_TACH2_2 P2.2	
		FAN_TACH2_3 P2.3	
		FAN_TACH2_4 P2.4	
M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7. M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.	NC SMU FAN TACH3	FAN_TACH2_5 P2.5	SMU FAN TACH3
	NC SMU FAN TACH4	FAN_TACH2_6 P2.6	SMU FAN TACH4
	NC SMU FAN TACH5	FAN_TACH2_7 P2.7	SMU FAN TACH5
M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.	I2C SMU A SDA	I2C_A_DAT P3.0	I2C SMU A SDA IN
	I2C SMU A SCL	I2C_A_CLK P3.1	I2C SMU A SDA OUT L
	SMU JTAG TDI	TDI P3.2	I2C SMU A SCL IN
	SMU JTAG TCK	TCK P3.3	I2C SMU A SCL OUT L
		IIC_E_DAT P3.4	
		IIC_E_CLK P3.5	
		DIAG_LED P3.6	
		OVERTEMP* P3.7	
		CPU_VID[0] P6.0	
		CPU_VID[1] P6.1	
		CPU_VID[2] P6.2	
		CPU_VID[3] P6.3	
		CPU_VID[4] P6.4	
		CPU_VID[5] P6.5	
		DEBUG_RXD P6.6	
		DEBUG_TXD P6.7	
		IIC_B_DAT P7.0	
		IIC_B_CLK P7.1	
Q63 USE OF P7.2 IS PWM FAN SELECT BETWEEN CPU OR NB TMS AND TDO FROM/TO SMU	SMU CPU NB SEL	CPU_TMS P7.2	I2C SMU CPU SDA IN
		FAN_CNTRL7_3 P7.3	
M23/M33 DOESN'T HAVE THIS FAN (P7.4) M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.	NC I2C SMU CPU SCL IN	FAN_CNTRL7_4 P7.4	I2C SMU CPU SCL IN
		FAN_CNTRL7_5 P7.5	
		VDNAP2 P7.6	
		FAN_CNTRL7_7 P7.7	
		SYSTEM_LED P8.0	
		NB_RESET* P8.1	
		PME* P8.2	
M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.	SB VDNAP0	VDNAP0 P8.3	SB CPU VDNAP0 OR QREQ OR SPDIF
		SLEWING* P8.4	
	SMU JTAG TMS	DR_5 P8.5	I2C SMU CPU SDA OUT L
		POWERUP* P8.6	
		SLEEP P8.7	
		CLK_RESET* P9.0	
Q63 USE OF P9.1 IS TACH 8.	CPU HRESET	CPU_HRESET P9.1	SMU FAN TACH8
		SMU_DOORBELL* P9.2	
		STOP_XTAL* P9.3	
		PS9_5 P9.5	
		PS9_6 P9.6	
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7. M23/M33 HAS NO SLOTS.	NC SLOT TOTAL PWR	SLOT_TOTAL_PWR P9.7	SYS SLOT PWR
		VDNAP1 P10.0	
		IO_RESET* P10.1	
		SUSPEND_ACK* P10.2	
		SUSPEND_IO_ACK* P10.3	
		SUSPEND_REQ* P10.4	
		PWR_BUTTON* P10.5	
		RST_BUTTON* P10.6	
	SMU JTAG TDO	TDO P10.7	I2C SMU CPU SCL OUT L




## SMU SUPPLEMENTAL (4)

SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	31 OF	154
NONE			



Fan 0, 1 & System Temp

SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	32	154	



**Fan 2 & HD Temp**

SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	33 OF 154	
NONE			

SMU AND NB I2C A BUS

SB I2C BUS

SMU I2C B BUS

SMU I2C E BUS

NB I2C C BUS

NB I2C B BUS


I2C Connections

SYNC\_MASTER=FINO-ME SYNC\_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	39 OF	154
NONE			



U1900  
BGA  
(7 OF 10)  
PART 0  
PWR/GND

KODIAK-ASTC-040812

LAST\_MODIFIED= Tue Nov 1 14:55:58 2005

**KODIAK EI PWR & CAPS**  
 SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	41 OF		154

D

D

C


C

B

B

A

A




KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU PLEASE HAVE THE KODIAK TEAM REVIEW

EI\_BUS SYS\_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

<b>KODIAK EI A</b>		
SYNC_MASTER=Q63	SYNC_DATE=08/01/2005	
<b>NOTICE OF PROPRIETARY PROPERTY</b>		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	42	154	



D

D

C

C

B


B

A

A

**CPU EI AND IO**  
 SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		43	154



KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.


WE MAY NEED A DIFFERENT ELECTRICAL\_CONSTRAINT\_SET FOR CPU\_A AND CPU\_B.

EI\_BUS SYS\_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

**KODIAK EI B**  
 SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	44 154





**NOTES**

JTAG DRIVEN ON SMU PG 30  
 QREQ PULLDOWNS ON Q63 SHARED PAGE  
 SRESET DRIVEN ON PG 56  
 INT DRIVEN BY KODIAK  
 R4739 REQUIRED TO ACCESS THE RINGS

4.7K RESISTORS FOR MANUFACTURING-TEST-TYPE PULLUPS OR PULLDOWNS.  
 1K RESISTORS FOR IMPORTANT USE OR STRAPPING OPTIONS.

>= 1.8 GHZ \*

SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK \* PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
* 116S0066	1	RES,1K OHM,1/16W,5%,0402	R4734	EI_3T01
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4718	EI_2T01

SYSCLK \* 12  
 SYSCLK \* 8

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4728	EI_2T01
* 116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4712	EI_3T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF

PROC / 2  
 PROC / 3  
 PROC / 4  
 PROC / 6  
 PROC / 8  
 PROC / 12  
 PROC / 16

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
* 116S0066	1	RES,1K OHM,1/16W,5%,0402	R4736	
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4720	NOSTUFF

BYPASS MODE

SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4732	CPU_PLL_LOW
* 116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4716	CPU_PLL_HIGH
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4732	CPU_PLL_MEDIUM
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4716	NOSTUFF


RESERVED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4722	AVPRESET OFF
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4738	AVPRESET ON

AVPRESET OFF  
 AVPRESET ON

\* STUFF THESE ON M23.

**PROCESSOR BUS CONFIGURATION**




**CPU STRAPS**

SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET OF		
NONE	47 OF		154



**CPU POWER AND BYPASS**


SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		48	154



56 55 52 50 48 43 =PPVCORE CPU

D

D

C

C

B


B

A

A

**PROC DECOUPLING**  
 SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		
NONE	49 OF	154	



**VCORE VOLTAGE CONTROLLER (VC)**

**VCORE SUPPLY PHASE 1 (GD1)**

**VCORE SUPPLY PHASE 2 (GD2)**

**VC PROCESSOR VOLTAGE SENSING**

**PHYSICAL CONSTRAINTS**

CHOICE OF:  
 1) VCORE PLANE SENSING  
 2) KELVIN POINT SENSING

MIN\_NECK\_WIDTH=0.20MM  
 MIN\_LINE\_WIDTH=0.50MM  
 UNDER PROCESSOR

CPU SENSE SIDE

PCB: PLACE R5025 CLOSE TO INDUCTOR OUTPUT LEAD.  
 PCB: CONNECT BETWEEN THE INDUCTOR & BULK CAPS.

MIN_LINE_WIDTH	MIN_NECK_WIDTH	MIN_LINE_WIDTH	MIN_NECK_WIDTH
GD1_DRN	0.25 MM	GD2_DRN	0.25 MM
GD1_BST	0.25 MM	GD2_BST	0.25 MM
GD1_VREG	0.25 MM	GD2_VREG	0.25 MM
GD1_VPN	0.25 MM	GD2_VPN	0.25 MM
GD1_TG	0.25 MM	GD2_TG	0.25 MM
GD1_BG	0.25 MM	GD2_BG	0.25 MM
GD1_FET_RC	0.25 MM	GD2_FET_RC	0.25 MM
GD1_PN	0.60 MM	GD2_PN	0.25 MM
GD1_BST_R	0.25 MM	GD2_BST_R	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
VC_OSCREF	0.25 MM	0.20 MM
CPU_VID_R<0..5>	0.25 MM	0.20 MM
VC_DACSTEP	0.25 MM	0.20 MM
VC_AGND	0.50 MM	0.20 MM
VC_BGOUT	0.25 MM	0.20 MM
VC_OS1	0.25 MM	0.20 MM
VC_OS2	0.25 MM	0.20 MM
VC_VCC	0.25 MM	0.25 MM
VC_OS_HUB	0.25 MM	0.20 MM
VC_OUTSEN	0.25 MM	0.20 MM
VC_OUTSEN_R	0.25 MM	0.20 MM
VCORE_SENSE_GND	0.25 MM	0.20 MM
VCORE_SENSE_VOUT	0.25 MM	0.20 MM
VC_AUX1	0.25 MM	0.25 MM
VC_AUX2	0.25 MM	0.25 MM
VC_OUT1	0.45 MM	0.25 MM
VC_OUT2	0.45 MM	0.25 MM
VC_ERRROUT	0.25 MM	0.20 MM
VC_ERRROUT_RC	0.25 MM	0.20 MM
VC_OS_HUB_RC	0.25 MM	0.20 MM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
376S0340	376S0388		Q5010, Q5020	
376S0341	376S0390		Q5011, Q5013, Q5021, Q5023	

**CPU VCORE VREG**


SYNC\_MASTER=M23-HS      SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	50 OF	154
NONE			



**CPU VCORE MORE BYPASS**

SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	52	154	

8

7

6

5



4

3

2

1

PROCESSOR AVDD VREG



**CPU AVDD VREG**

SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	54	154	


PROCESSOR TEMP SENSE (TDIODE EXCITATION CIRCUIT AND OPAMP)



PROCESSOR VCORE VOLTAGE SENSE




2.5V PRECISION VOLTAGE REFERENCE SOURCE




PHYSICAL CONSTRAINTS

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
TD0_<1..4>	0.25 MM	0.25 MM
PP12V_CPU_R	0.60 MM	0.25 MM
TD0_CURRENT	0.25 MM	0.25 MM
TD0_BUFFERED	0.25 MM	0.25 MM
KP_V<1..2>	0.25 MM	0.25 MM
CPU_SENSE_KP_V	0.25 MM	0.25 MM
PP3V3_OPAMP	0.60 MM	0.25 MM
INA138_OUT	0.25 MM	0.25 MM
CPU_SENSE_I_R	0.25 MM	0.25 MM
CPU_SENSE_I	0.25 MM	0.25 MM
CPU_SENSE_V	0.25 MM	0.25 MM
CPU_TEMP	0.25 MM	0.20 MM
CPU_TEMP_R	0.25 MM	0.20 MM
AVDDVC_NOISE	0.25 MM	0.20 MM
AVDDVB_CONT	0.25 MM	0.20 MM
PP12V_CPU_R	0.60 MM	0.25 MM
DAGND	0.60 MM	0.25 MM

FMAX CONNECTOR



PROCESSOR VCORE CURRENT SENSE (USING 12V INPUT CURRENT TO DERIVE CPU CURRENT)




T, V, I SENSORS

SYNC\_MASTER=FINO-HS SYNC\_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET	OF	
NONE	55	154	



CONNECT PULSAR CLKS TO CPU/NB

```

56 43 EI_CPU_SYSCLK_P == EI_CPU_A_SYSCLK_P 26
56 43 EI_CPU_SYSCLK_N MAKE_BASE=TRUE == EI_CPU_A_SYSCLK_N 26
56 43 EI_CPU_APSYCN == CPU_A_APSYCN 26
41 EI_CPU_TREN_CLK MAKE_BASE=TRUE == CPU_A_TREN_CLK_US 26
56 43 EI_NB_APSYCN MAKE_BASE=TRUE == NB_APSYCN 26

```

EI BUS AND SYSCLK CONSTRAINT LABELS

	ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR	
56 43 EI_CPU_TO_NB_CLK_P	EICNCLK	EI_CPU_TO_NB_CLK	EI_CPU_TO_NB_CLK	EI_CPU_TO_NB_CLK	4290
56 43 EI_CPU_TO_NB_CLK_N	EICNCLK	EI_CPU_TO_NB_CLK	EI_CPU_TO_NB_CLK	EI_CPU_TO_NB_CLK	4290
56 43 EI_CPU_TO_NB_AD<0..21>	EICNCAD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	4291
56 43 EI_CPU_TO_NB_SR_P<0..1>	EICNCSR	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	4292
56 43 EI_CPU_TO_NB_SR_N<0..1>	EICNCSR	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	4292
56 43 EI_NB_TO_CPU_CLK_P	EINCCCLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	4293
56 43 EI_NB_TO_CPU_CLK_N	EINCCCLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	4293
56 43 EI_NB_TO_CPU_AD<0..43>	EINCCAD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	4294
56 43 EI_NB_TO_CPU_SR_P<0..1>	EINCCAD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	4294
56 43 EI_NB_TO_CPU_SR_N<0..1>	EINCCAD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	4294
56 EI_NB_APSYCN	EIPNAPSYN	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	4295
56 43 EI_CPU_APSYCN	EIPCPSYCN	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	EI_NB_TO_CPU_AD	4295
56 43 EI_CPU_SYSCLK_P	EIPCSYSCLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_CPU_SYSCLK	4296
56 43 EI_CPU_SYSCLK_N	EIPCSYSCLK	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_CPU_SYSCLK	4296
56 43 EI_NB_SYSCLK_P	EIPNSYSCLK_P	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_NB_SYSCLK	4297
56 43 EI_NB_SYSCLK_N	EIPNSYSCLK_N	EI_NB_TO_CPU_CLK	EI_NB_TO_CPU_CLK	EI_NB_SYSCLK	4297
56 43 EI_CPU_TO_NB_AD<22>	EICNCAD_PP	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	4298
56 43 EI_CPU_TO_NB_AD<23..43>	EICNCAD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	EI_CPU_TO_NB_AD	4299

CONNECT KODIAK EI A TO/FROM CPU

```

56 43 EI_NB_TO_CPU_CLK_P == EI_NB_TO_CPU_A_CLK_P 42
56 43 EI_NB_TO_CPU_CLK_N MAKE_BASE=TRUE == EI_NB_TO_CPU_A_CLK_N 42
56 43 EI_NB_TO_CPU_AD<0..43> MAKE_BASE=TRUE == EI_NB_TO_CPU_A_AD<0..43> 42
56 43 EI_NB_TO_CPU_SR_P<0..1> MAKE_BASE=TRUE == EI_NB_TO_CPU_A_SR_P<0..1> 42
56 43 EI_NB_TO_CPU_SR_N<0..1> MAKE_BASE=TRUE == EI_NB_TO_CPU_A_SR_N<0..1> 42
56 43 EI_CPU_TO_NB_CLK_P == EI_CPU_A_TO_NB_CLK_P 42
56 43 EI_CPU_TO_NB_CLK_N MAKE_BASE=TRUE == EI_CPU_A_TO_NB_CLK_N 42
56 43 EI_CPU_TO_NB_AD<0..43> MAKE_BASE=TRUE == EI_CPU_A_TO_NB_AD<0..43> 42
56 43 EI_CPU_TO_NB_SR_P<0..1> MAKE_BASE=TRUE == EI_CPU_A_TO_NB_SR_P<0..1> 42
56 43 EI_CPU_TO_NB_SR_N<0..1> MAKE_BASE=TRUE == EI_CPU_A_TO_NB_SR_N<0..1> 42

```

CONNECT CPU TO KODIAK QREQ A0

```

43 CPU_TO_NB_QREQ_L == CPU_A0_TO_NB_QREQ_L 42

```

CONNECT CPU TO KODIAK QACK A0, NC OTHERWISE

```

43 CPU_QACK_L == CPU_A0_QACK_L 42
43 NC_CPU_A1_QACK_L MAKE_BASE=TRUE == CPU_A1_QACK_L 42
43 NC_CPU_B0_QACK_L MAKE_BASE=TRUE == CPU_B0_QACK_L 44
43 NC_CPU_B1_QACK_L MAKE_BASE=TRUE == CPU_B1_QACK_L 44

```

CONNECT CPU TO KODIAK/SHASTA INT A0, NC OTHERWISE

```

43 CPU_INT_L == CPU_A0_INT_R_L 24 56
43 NC_NB_CPU_A1_INT_L MAKE_BASE=TRUE == NB_CPU_A1_INT_L 42
43 NC_NB_CPU_B0_INT_L MAKE_BASE=TRUE == NB_CPU_B0_INT_L 44
43 NC_NB_CPU_B1_INT_L MAKE_BASE=TRUE == NB_CPU_B1_INT_L 44

```

CONNECT CPU TO SHASTA SRESET A0, NC OTHERWISE

```

CPU_SRESET_L_R == SB_CPU_A0_SRESET_L 24 56
NOTUSED_CPU_A1_SRESET_L MAKE_BASE=TRUE == SB_CPU_A1_SRESET_L 24 56
NOTUSED_CPU_B0_SRESET_L MAKE_BASE=TRUE == SB_CPU_B0_SRESET_L 24 56
NOTUSED_CPU_B1_SRESET_L MAKE_BASE=TRUE == SB_CPU_B1_SRESET_L 24 56

```

WIRE OUT KODIAK AND CPU SIGNALS FOR TP'S


```

9 TP_NB_B_TRIGGER_OUT == NB_B_TRIGGER_OUT 44
9 TP_NB_A_TRIGGER_OUT MAKE_BASE=TRUE == NB_A_TRIGGER_OUT 44
9 TP_CPU_APSYNCOUT MAKE_BASE=TRUE == CPU_APSYNCOUT 43
9 TP_CPU_TRIGGER_IN MAKE_BASE=TRUE == CPU_TRIGGER_IN 43 47
9 TP_CPU_TRIGGER_OUT MAKE_BASE=TRUE == CPU_TRIGGER_OUT 43
9 NC_PSR0 MAKE_BASE=TRUE == CPU_PSR0 43
9 NC_PSR0_ENABLE MAKE_BASE=TRUE == CPU_PSR0_ENABLE 43
9 TP_CPU_ATTENTION MAKE_BASE=TRUE == CPU_ATTENTION 43
9 NC_CPU_AFN MAKE_BASE=TRUE == CPU_AFN 43

```

REMEMBER TO UPDATE NO\_TEST PROPERTIES ON PG 6

CPU\_CHKSTOP OR MCP TO NB



NC KODIAK EI B OUTPUT PORT

```

43 NC_EI_NB_TO_CPU_B_CLK_P == EI_NB_TO_CPU_B_CLK_P 44
43 NC_EI_NB_TO_CPU_B_CLK_N MAKE_BASE=TRUE == EI_NB_TO_CPU_B_CLK_N 44
43 NC_EI_NB_TO_CPU_B_AD<0..43> MAKE_BASE=TRUE == EI_NB_TO_CPU_B_AD<0..43> 44
43 NC_EI_NB_TO_CPU_B_SR_P<0..1> MAKE_BASE=TRUE == EI_NB_TO_CPU_B_SR_P<0..1> 44
43 NC_EI_NB_TO_CPU_B_SR_N<0..1> MAKE_BASE=TRUE == EI_NB_TO_CPU_B_SR_N<0..1> 44

```


NC KODIAK EI B INPUT PORT

```

43 NC_EI_CPU_B_TO_NB_CLK_P == EI_CPU_B_TO_NB_CLK_P 44
43 NC_EI_CPU_B_TO_NB_CLK_N MAKE_BASE=TRUE == EI_CPU_B_TO_NB_CLK_N 44
43 NC_EI_CPU_B_TO_NB_AD<0..43> MAKE_BASE=TRUE == EI_CPU_B_TO_NB_AD<0..43> 44
43 NC_EI_CPU_B_TO_NB_SR_P<0..1> MAKE_BASE=TRUE == EI_CPU_B_TO_NB_SR_P<0..1> 44
43 NC_EI_CPU_B_TO_NB_SR_N<0..1> MAKE_BASE=TRUE == EI_CPU_B_TO_NB_SR_N<0..1> 44


```

PULLUPS FOR SRESET'S FROM SHASTA



SRESET LEVEL-TRANSLATOR AND TWO-WAY GLITCH PROTECT

BUFFER LEVEL-SHIFTS SHASTA'S 3.3V PUSH-PULL SIGNAL TO CPU FOR FAST RISE/FALL TRANSITIONS. BUFFER HIGH-Z'S OUTPUT WHEN PROC VCORE NOT POWERED BUT OVOID IS, TO PROTECT OVDD-LEVEL OUTPUT FROM CPU SRESET PIN.




NOTE, NB UNUSED INTS DO NOT REQUIRE PULLUPS, ONLY SHASTA (SINCE ITS OUTPUTS ARE TEMPORARILY INPUTS ON BOOTUP).

INT PULLUP IS SO INT PIN IS NOT FLOATING TO PROCESSOR BUT WEAK TO ALLOW KODIAK TO DRIVE PUSH-PULL STRONGLY

CPU ALIASES & MISC		
SYNC_MASTER=FINO-HS	SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	56	154	






U1900  
(8 OF 10)  
PART 1 OF 10  
PWR/GND

KODIAK-NBEM-040812

Q63: SEE P.20 FOR MORE DECOUPLING CAPS FOR THESE PINS.

**KODIAK NBEM PWR & CAPS**  
 SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET OF		
NONE	58 OF 154		



U1900  
BGA  
(4 OF 10)  
INTERFACE - DATA  
MEMORY

U1900  
BGA  
(3 OF 10)  
INTERFACE - CONTROL  
MEMORY

Kodiak 128bit CS/CKE/ODT mapping (Q63 style)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	1	0	onboard DRAM	0:63
A1	1	1	0	onboard DRAM	0:63
B2	8	0	4	U6700 rank 1	64:127
B3	9	1	4	U6700 rank 2	64:127
C4	2	2	1	*unused*	0:63
C5	3	2	1	*unused*	0:63
D6	10	3	2	*unused*	0:63
D9	11	3	5	*unused*	64:127
E8	5	5	2	*unused*	0:63
E9	6	5	2	*unused*	0:63
F10	13	4	6	*unused*	64:127
G12	4	4	3	*unused*	0:63
G13	9	9	3	*unused*	0:63
H14	14	6	7	*unused*	64:127
H15	15	6	7	*unused*	64:127

Kodiak 128bit CS/CKE/ODT mapping (v1.1 only)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	0	0	onboard DRAM	0:63
A1	1	1	0	onboard DRAM	0:63
B2	4	4	2	U6700 rank 1	64:127
B3	5	5	2	U6700 rank 2	64:127
C4	3	3	1	*unused*	0:63
C5	3	3	1	*unused*	0:63
D6	6	6	7	*unused*	64:127
D7	7	7	7	*unused*	64:127

DQ/DQS OKAY TO TIE TO GROUND FOR THERMALS

PLACE CLOSE TO KODIAK PIN WITHIN 20MIL FROM VIA FOR EACH VREF

Kodiak Memory Dq/Ctl


SYNC\_MASTER=FINO-DS SYNC\_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6790	E
SCALE	SHT	OF
NONE	59	154

KODIAK MEMORY INTERFACE




ALL R PACKS ARE 1/16W 5%

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
RAM_CLKA_P	RAM_CLK	RAM_CLK	RAM_CLK
RAM_CLKA_N	RAM_CLK	RAM_CLK	RAM_CLK
RAM_DIMM_A_CLK_P0	RAM_DIMM_CLK_EC	RAM_DIMM_CLK_EC	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_N0	RAM_DIMM_CLK_EC	RAM_DIMM_CLK_EC	RAM_DIMM_CLK0_DP
RAM_DIMM_A_CLK_P1	RAM_DIMM_CLK_EC	RAM_DIMM_CLK_EC	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_N1	RAM_DIMM_CLK_EC	RAM_DIMM_CLK_EC	RAM_DIMM_CLK1_DP
RAM_DIMM_A_CLK_P2	RAM_DIMM_CLK_EC	RAM_DIMM_CLK_EC	RAM_DIMM_CLK2_DP
RAM_DIMM_A_CLK_N2	RAM_DIMM_CLK_EC	RAM_DIMM_CLK_EC	RAM_DIMM_CLK2_DP
RAM_ONBOARD_CLK_P0_1	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_N0_1	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK0_DP
RAM_ONBOARD_CLK_P2_3	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_N2_3	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK2_DP
RAM_ONBOARD_CLK_P4_5	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_N4_5	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK4_DP
RAM_ONBOARD_CLK_P6_7	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK6_DP
RAM_ONBOARD_CLK_N6_7	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK_EC	RAM_ONBOARD_CLK6_DP
RAM_CLK_FBIN_P	RAM_FB_CLK_EC	RAM_FB_CLK_EC	RAM_FBIN_CLK_DP
RAM_CLK_FBIN_N	RAM_FB_CLK_EC	RAM_FB_CLK_EC	RAM_FBIN_CLK_DP
RAM_CLK_FBOUT_P	RAM_FB_CLK_EC	RAM_FB_CLK_EC	RAM_FBOUT_CLK_DP
RAM_CLK_FBOUT_N	RAM_FB_CLK_EC	RAM_FB_CLK_EC	RAM_FBOUT_CLK_DP
RAM_DSQ<7..0>	RAM_DSQ0_EC	RAM_DSQ0_EC	RAM_DSQ_0_DP
RAM_DSQ_P<0>	RAM_DSQ0_EC	RAM_DSQ0_EC	RAM_DSQ_0_DP
RAM_DSQ_N<0>	RAM_DSQ0_EC	RAM_DSQ0_EC	RAM_DSQ_0_DP
RAM_DSQ<15..8>	RAM_DSQ1_EC	RAM_DSQ1_EC	RAM_DSQ_1_DP
RAM_DSQ_P<1>	RAM_DSQ1_EC	RAM_DSQ1_EC	RAM_DSQ_1_DP
RAM_DSQ_N<1>	RAM_DSQ1_EC	RAM_DSQ1_EC	RAM_DSQ_1_DP
RAM_DSQ<23..16>	RAM_DSQ2_EC	RAM_DSQ2_EC	RAM_DSQ_2_DP
RAM_DSQ_P<2>	RAM_DSQ2_EC	RAM_DSQ2_EC	RAM_DSQ_2_DP
RAM_DSQ_N<2>	RAM_DSQ2_EC	RAM_DSQ2_EC	RAM_DSQ_2_DP
RAM_DSQ<31..24>	RAM_DSQ3_EC	RAM_DSQ3_EC	RAM_DSQ_3_DP
RAM_DSQ_P<3>	RAM_DSQ3_EC	RAM_DSQ3_EC	RAM_DSQ_3_DP
RAM_DSQ_N<3>	RAM_DSQ3_EC	RAM_DSQ3_EC	RAM_DSQ_3_DP
RAM_DSQ<39..32>	RAM_DSQ4_EC	RAM_DSQ4_EC	RAM_DSQ_4_DP
RAM_DSQ_P<4>	RAM_DSQ4_EC	RAM_DSQ4_EC	RAM_DSQ_4_DP
RAM_DSQ_N<4>	RAM_DSQ4_EC	RAM_DSQ4_EC	RAM_DSQ_4_DP
RAM_DSQ<47..40>	RAM_DSQ5_EC	RAM_DSQ5_EC	RAM_DSQ_5_DP
RAM_DSQ_P<5>	RAM_DSQ5_EC	RAM_DSQ5_EC	RAM_DSQ_5_DP
RAM_DSQ_N<5>	RAM_DSQ5_EC	RAM_DSQ5_EC	RAM_DSQ_5_DP
RAM_DSQ<55..48>	RAM_DSQ6_EC	RAM_DSQ6_EC	RAM_DSQ_6_DP
RAM_DSQ_P<6>	RAM_DSQ6_EC	RAM_DSQ6_EC	RAM_DSQ_6_DP
RAM_DSQ_N<6>	RAM_DSQ6_EC	RAM_DSQ6_EC	RAM_DSQ_6_DP
RAM_DSQ<63..56>	RAM_DSQ7_EC	RAM_DSQ7_EC	RAM_DSQ_7_DP
RAM_DSQ_P<7>	RAM_DSQ7_EC	RAM_DSQ7_EC	RAM_DSQ_7_DP
RAM_DSQ_N<7>	RAM_DSQ7_EC	RAM_DSQ7_EC	RAM_DSQ_7_DP
RAM_DSQ<71..64>	RAM_DSQ8_EC	RAM_DSQ8_EC	RAM_DSQ_8_DP
RAM_DSQ_P<8>	RAM_DSQ8_EC	RAM_DSQ8_EC	RAM_DSQ_8_DP
RAM_DSQ_N<8>	RAM_DSQ8_EC	RAM_DSQ8_EC	RAM_DSQ_8_DP
RAM_DSQ<79..72>	RAM_DSQ9_EC	RAM_DSQ9_EC	RAM_DSQ_9_DP
RAM_DSQ_P<9>	RAM_DSQ9_EC	RAM_DSQ9_EC	RAM_DSQ_9_DP
RAM_DSQ_N<9>	RAM_DSQ9_EC	RAM_DSQ9_EC	RAM_DSQ_9_DP
RAM_DSQ<87..80>	RAM_DSQ10_EC	RAM_DSQ10_EC	RAM_DSQ_10_DP
RAM_DSQ_P<10>	RAM_DSQ10_EC	RAM_DSQ10_EC	RAM_DSQ_10_DP
RAM_DSQ_N<10>	RAM_DSQ10_EC	RAM_DSQ10_EC	RAM_DSQ_10_DP
RAM_DSQ<95..88>	RAM_DSQ11_EC	RAM_DSQ11_EC	RAM_DSQ_11_DP
RAM_DSQ_P<11>	RAM_DSQ11_EC	RAM_DSQ11_EC	RAM_DSQ_11_DP
RAM_DSQ_N<11>	RAM_DSQ11_EC	RAM_DSQ11_EC	RAM_DSQ_11_DP
RAM_DSQ<103..96>	RAM_DSQ12_EC	RAM_DSQ12_EC	RAM_DSQ_12_DP
RAM_DSQ_P<12>	RAM_DSQ12_EC	RAM_DSQ12_EC	RAM_DSQ_12_DP
RAM_DSQ_N<12>	RAM_DSQ12_EC	RAM_DSQ12_EC	RAM_DSQ_12_DP
RAM_DSQ<111..104>	RAM_DSQ13_EC	RAM_DSQ13_EC	RAM_DSQ_13_DP
RAM_DSQ_P<13>	RAM_DSQ13_EC	RAM_DSQ13_EC	RAM_DSQ_13_DP
RAM_DSQ_N<13>	RAM_DSQ13_EC	RAM_DSQ13_EC	RAM_DSQ_13_DP
RAM_DSQ<119..112>	RAM_DSQ14_EC	RAM_DSQ14_EC	RAM_DSQ_14_DP
RAM_DSQ_P<14>	RAM_DSQ14_EC	RAM_DSQ14_EC	RAM_DSQ_14_DP
RAM_DSQ_N<14>	RAM_DSQ14_EC	RAM_DSQ14_EC	RAM_DSQ_14_DP
RAM_DSQ<127..120>	RAM_DSQ15_EC	RAM_DSQ15_EC	RAM_DSQ_15_DP
RAM_DSQ_P<15>	RAM_DSQ15_EC	RAM_DSQ15_EC	RAM_DSQ_15_DP
RAM_DSQ_N<15>	RAM_DSQ15_EC	RAM_DSQ15_EC	RAM_DSQ_15_DP
RAM_DSQ_R<127..0>	RAM_DSQ15_EC	RAM_DSQ15_EC	RAM_DSQ_15_DP
RAM_DSQ_P_R<15..0>	RAM_DSQ15_EC	RAM_DSQ15_EC	RAM_DSQ_15_DP
RAM_DSQ_N_R<15..0>	RAM_DSQ15_EC	RAM_DSQ15_EC	RAM_DSQ_15_DP
RAM_A<15..14>	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC
RAM_A<13..0>	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC
RAM_BA<1..0>	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC
RAM_BA<2>	RAM_A_CTL_1_EC	RAM_A_CTL_1_EC	RAM_A_CTL_1_EC
RAM_BAS_L	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC
RAM_CAS_L	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC
RAM_WE_L	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC
RAM_A_R<15..0>	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC
RAM_BA_R<2..0>	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC
RAM_RAS_L_R	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC
RAM_CAS_L_R	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC
RAM_WE_L_R	RAM_A_CTL_EC	RAM_A_CTL_EC	RAM_A_CTL_EC

RAM\_CLK PRIMARY SPACING SET BASED ON DIFF IMPEDANCE  
 RAM\_CLK LINE-LINE SPACING SET TO 15MIL  
 TOTAL LENGTH TOLERANCE = 20PS = 2.82MM  
 RAM\_CAD SPACING IS 10MIL

**Parallel Term**  
 SYNC\_MASTER=FINO-DS SYNC\_DATE=06/20/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET	61 OF 154	
NONE			




**Main Memory Clock Buffer**

SYNC\_MASTER=FINO-DS SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	62 OF	154
NONE			



**MEMORY ADDR BRANCHING**

SYNC\_MASTER=FINO-DS SYNC\_DATE=06/20/2005


**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	63 OF 154	
NONE			





PLACE CAPS CLOSE TO VDD/VDDQ PINS OF DIMM SOCKET

1	C6701	2.2UF	204	1.0K	609	1	C6707	0.22UF	204	1.0K	402	1	C6713	0.22UF	204	1.0K	402	1	C6719	0.22UF	204	1.0K	402	1	C6725	0.22UF	204	1.0K	402
2	C6702	0.22UF	204	1.0K	402	2	C6708	0.22UF	204	1.0K	402	2	C6714	2.2UF	204	1.0K	609	2	C6720	0.22UF	204	1.0K	402	2	C6726	0.22UF	204	1.0K	402
3	C6703	0.22UF	204	1.0K	402	3	C6709	0.22UF	204	1.0K	402	3	C6715	0.22UF	204	1.0K	402	3	C6721	0.22UF	204	1.0K	402	3	C6727	0.22UF	204	1.0K	402
4	C6704	0.22UF	204	1.0K	402	4	C6710	0.22UF	204	1.0K	402	4	C6716	0.22UF	204	1.0K	402	4	C6722	0.22UF	204	1.0K	402	4	C6728	0.22UF	204	1.0K	402
5	C6705	0.22UF	204	1.0K	402	5	C6711	0.22UF	204	1.0K	402	5	C6717	0.22UF	204	1.0K	402	5	C6723	0.22UF	204	1.0K	402	5	C6729	0.22UF	204	1.0K	402
6	C6706	0.22UF	204	1.0K	402	6	C6712	0.22UF	204	1.0K	402	6	C6718	0.22UF	204	1.0K	402	6	C6724	0.22UF	204	1.0K	402	6	C6730	0.22UF	204	1.0K	402


**Memory Dimm A**  
 SYNC\_MASTER=FINO-DS SYNC\_DATE=06/20/2005  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET OF		
NONE	67		154



ONBOARD MEMORY SHOULD FOLLOW SPEC FOR RAW CARD VERSION A



VIAS FOR ECC STUB




VIAS FOR ECC STUB



**MLB Mem Series Term**  
 SYNC\_MASTER=FINO-DS SYNC\_DATE=06/20/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	68 OF 154



DOES VDDL NEED A SPECIAL FILTER?  
CHECK DECOUPLING - TRY TO MATCH SINGLE RANK DIMM

### On-Board DDR SDRAM

SYNC\_MASTER=FINO-DS SYNC\_DATE=06/20/2005


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U6900, U6910, U6920, U6930	CRITICAL	
333T0032	4	IC, SDRAM, DDR2, 512MBIT, X8	U7040, U7050, U7060, U7070	CRITICAL	

 APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	69	154	E





**On-Board DDR SDRAM**

SYNC\_MASTER=FINO-DS SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHEET 70	OF 154



**KODIAK AVDD FILTERING**  
(LOCATE CLOSE TO POWER AND GROUND PINS)

**U1900**  
KODIAK-ASIC-040812  
PCI-E X16 INTERFACE  
(5 OF 10)  
SEE\_TABLE

**KODIAK PCI-E AC COUPLERS**  
(LOCATE NEAR SOURCE PINS)

**KODIAK PCI-E DECOUPLING**  
(LOCATE CLOSE TO POWER AND GROUND PINS)

**KODIAK PCI-E DECOUPLING**  
(LOCATE CLOSE TO POWER AND GROUND PINS)

**KODIAK PCI-E X16**

SYNC\_MASTER=063 SYNC\_DATE=08/01/2005



**NOTICE OF PROPRIETARY PROPERTY**  
LAST MODIFIED=Tue Nov 1 14:56:25 2005  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-6790	REV. E
	SHEET 82		OF 154

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
33880239	1	IC,RV370 XT, GRAPHICS CTRL	U8400	RV370XT
33880265	1	IC,RV380 XT A23, GRAPHICS CTRL	U8400	RV380XT

CRITICAL  
CRITICAL

REMOVED COMPLIANCE TEST POINTS  
FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE  
(THIS IS ALLOWED FOR CHIP TO CHIP PCIE)  
CAP PAD CAN BE USED FOR COMPLIANCE TEST




GPU PCIe		
SYNC_MASTER=M23-DD	SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	84 OF 154		

# GPU VCORE VREG

NOTE:  
 SET OUTPUT = 1.25V +/- 2% FOR RV370 XT  
 1.30V +/- 2% FOR RV380 XT  
 IRU3037ACS VREF = 0.8 VDC  
 $V_{OUT} = V_{REF} * (R8503 + R8505) / R8505$  M23=1.272V  
 M33=1.332V  
 PEAK CURRENT OF PPVCORE\_GPU  
 7.2A WITH RV370 XT  
 8.3A WITH RV380 XT




# GPU 1.7V VDDC\_CT

# GPU 1.20V PCIE PVDD




# GPU 1.80V TPVDD

# GPU 2.5V A2VDD




# GPU 1.8V VREG



**Graphics Vregs**  
 SYNC\_MASTER=M23-DD SYNC\_DATE=06/20/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

POWER SEQUENCING FOR RV370/80: =PP3V3\_GPU > =PPV\_GPU\_MEM > VDDC\_CT > PPVCORE\_GPU  
 PP2V5\_GPU\_A2VDD > PP1V8\_GPU > PCIE\_PVDD  
 THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)  
 HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER  
 POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		85	154



U8400  
RV370XT  
BGA  
(2 OF 5)  
OMIT  
CORE POWER

**GPU Core Power**  
 SYNC\_MASTER=FINO-DD SYNC\_DATE=06/20/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	86 OF		154



MEMVMODE	01
* 1.8V	01
2.5V	10
2.8V	11

**GPU Frame Buffer**

SYNC\_MASTER=FINO-DD      SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	87 OF 154	E






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

**GPU GDDR SDRAM A**  
 SYNC\_MASTER=FINO-DD SYNC\_DATE=06/20/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. 

SCALE	D	DRAWING NUMBER	051-6790	REV.	E
NONE		SHT	89	OF	154





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN


**GPU GDDR SDRAM B**  
 SYNC\_MASTER=FINO-DD SYNC\_DATE=06/20/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE	D	DRAWING NUMBER	051-6790	REV.	E
SCALE	NONE	SHT	90	OF	154

# ATI STRAPS


# APPLE GPIOS




GPIO<1> TRANSMITTER DE-EMPHASIS (ACTIVE LOW)  
 GPIO<0> TRANSMITTER POWER SAVINGS  
 (FEATURE DOES NOT WORK - PULLED HIGH TO DISABLE)







GPIO<4> RV370: EXTRA TX OUTPUT CURRENT  
 RV380 A23: LANE REVERSAL  
 GPIO<5> FORCE\_COMPLIANCE  
 GPIO<6> CM\_RANGE  
 GPIO<8> DEBUG\_ACCESS



## MEMORY STRAPS




GPIO<7> - MEMORY DIE REVISION  
 0 - ORIGINAL DIE REVISION  
 1 - NEW (FUTURE) DIE REV  
 GPIO<10> - MEMORY VENDOR  
 0 - SAMSUNG  
 1 - HYNIX  
 GPIO<14> - MEMORY DENSITY  
 0 - 4MX32  
 1 - 8MX32  
 DVPDATA<3,4> - SPEED  
 00 - 325E / 200M  
 01 - 400E / 300M  
 10 - 500E / 350M  
 11 - RESERVED FOR FUTURE USE



GPU Straps	
SYNC_MASTER=FINO-DD	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	92	154	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0176	1	OSC, XTAL, 27 MHz, 30PPM	G9370	CRITICAL	

### GPU DVI & DACs


SYNC\_MASTER=FINO-DD SYNC\_DATE=06/20/2005

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET	OF	
NONE	93	154	



# INTERNAL LCD




PLACE R9600-R9604, C9600 AS CLOSE TO GPU AS POSSIBLE  
PLACE FILTER CLOSE TO TMSD CONNECTOR




## PANEL POWER SEQUENCING







## INTERNAL TMSD CONNECTOR



## INVERTER INTERFACE



# EXTERNAL VGA CONNECTOR




## TMSD/Inverter/ExtVGA

SYNC\_MASTER=M23-DD SYNC\_DATE=06/20/2005  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		96	154





**KODIAK HT16**

SYNC\_MASTER=Q63      SYNC\_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY  
 LAST MODIFIED= Tue Nov 14 5:40 2005  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	DRAWING NUMBER D 051-6790	REV. E
		98 OF 154



APPLE COMPUTER INC.

8

7

6

5

4

3

2

1

SIG_NAME	MAKE_BASE	DIFFERENTIAL_PAIR	EC_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE
HT NB TO MB CLK N<0>	HT NB TO SB CLK N<0>	TRUE	HT NB TO SB CLK	HT NB TO SB PP	HT CAD
HT NB TO MB CAD N<0>	HT NB TO SB CAD N<0>	TRUE	HT NB TO SB CAD0	HT NB TO SB PP	HT CAD
HT NB TO MB CAD N<1>	HT NB TO SB CAD N<1>	TRUE	HT NB TO SB CAD1	HT NB TO SB	HT CAD
HT NB TO MB CAD N<2>	HT NB TO SB CAD N<2>	TRUE	HT NB TO SB CAD2	HT NB TO SB	HT CAD
HT NB TO MB CAD N<3>	HT NB TO SB CAD N<3>	TRUE	HT NB TO SB CAD3	HT NB TO SB	HT CAD
HT NB TO MB CAD N<4>	HT NB TO SB CAD N<4>	TRUE	HT NB TO SB CAD4	HT NB TO SB	HT CAD
HT NB TO MB CAD N<5>	HT NB TO SB CAD N<5>	TRUE	HT NB TO SB CAD5	HT NB TO SB	HT CAD
HT NB TO MB CAD N<6>	HT NB TO SB CAD N<6>	TRUE	HT NB TO SB CAD6	HT NB TO SB	HT CAD
HT NB TO MB CAD N<7>	HT NB TO SB CAD N<7>	TRUE	HT NB TO SB CAD7	HT NB TO SB	HT CAD
HT NB TO MB CTL N<0>	HT NB TO SB CTL N<0>	TRUE	HT NB TO SB CTL0	HT NB TO SB	HT CAD
HT MB TO NB CLK N<0>	HT SB TO NB CLK N<0>	TRUE	HT SB TO NB CLK	HT SB TO NB PP	HT CAD
HT MB TO NB CAD N<0>	HT SB TO NB CAD N<0>	TRUE	HT SB TO NB CAD0	HT SB TO NB PP	HT CAD
HT MB TO NB CAD N<1>	HT SB TO NB CAD N<1>	TRUE	HT SB TO NB CAD1	HT SB TO NB	HT CAD
HT MB TO NB CAD N<2>	HT SB TO NB CAD N<2>	TRUE	HT SB TO NB CAD2	HT SB TO NB	HT CAD
HT MB TO NB CAD N<3>	HT SB TO NB CAD N<3>	TRUE	HT SB TO NB CAD3	HT SB TO NB	HT CAD
HT MB TO NB CAD N<4>	HT SB TO NB CAD N<4>	TRUE	HT SB TO NB CAD4	HT SB TO NB	HT CAD
HT MB TO NB CAD N<5>	HT SB TO NB CAD N<5>	TRUE	HT SB TO NB CAD5	HT SB TO NB	HT CAD
HT MB TO NB CAD N<6>	HT SB TO NB CAD N<6>	TRUE	HT SB TO NB CAD6	HT SB TO NB	HT CAD
HT MB TO NB CAD N<7>	HT SB TO NB CAD N<7>	TRUE	HT SB TO NB CAD7	HT SB TO NB	HT CAD
HT MB TO NB CTL N<0>	HT SB TO NB CTL N<0>	TRUE	HT SB TO NB CTL0	HT SB TO NB	HT CAD
NC HT MB TO NB CAD P<8..15>		TRUE			
NC HT MB TO NB CAD N<8..15>		TRUE			
TP HT MB TO NB CLK N<1>		TRUE			
TP HT MB TO NB CLK P<1>		TRUE			
NC HT NB TO MB CAD P<8..15>		TRUE			
NC HT NB TO MB CAD N<8..15>		TRUE			
NC HT NB TO MB CLK N<1>		TRUE			
NC HT NB TO MB CLK P<1>		TRUE			
HT NB REFCLK P<0>			HT NB REFCLK0	HT NB REFCLK	HT CLK
HT NB REFCLK N<0>			HT NB REFCLK0	HT CLK	HT CLK
HT NB P<0>			HT NBO	HT CLK	HT CLK
HT NB N<0>			HT NBO	HT CLK	HT CLK
HT NB REFCLK PF<0>			HT NB REFCLK F0	HT CLK	HT CLK
HT NB REFCLK NF<0>			HT NB REFCLK F0	HT CLK	HT CLK

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
PWR_HT_AVDD	0.4MM	0.2MM	2.5
PWR_HT_AVDD2	0.4MM	0.2MM	2.5
KOD_L15_GND	0.4MM	0.2MM	0
HT_NB_G	KEEP DIFF CLOCK FROM BEING A SINGLE XNET		0

**HT ALIASES**

FINO-ME 06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		
NONE	101	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
HT_CLK66M_SB_C	0.38mm SPACING	
HT_CLK66M_SB	0.38mm SPACING	
HT_LDTRESET_L	2.54mm SPACING	

HT_CLK66M_SB_C	103
HT_CLK66M_SB	26 103
HT_LDTRESET_L	98 103

Page Notes

Power aliases required by this page:  
 =PP2V5\_PWRON\_HT  
 =PP1V2\_PWRON\_HT

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - SB\_HT\_200M

Stuffs resistor to select 200MHz HT 1/F.

D

D

C


C

B

B

A

A



Shasta HyperTransport  
 SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		103	154





8

7

6

5

4


3

2


1

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%


R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



RC000



RC001



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT  
AD<27> IS IDSEL FOR USB

PCI SERIES TERMINATION

SYNC\_MASTER=FINO-MW SYNC\_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	120	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	PCI_CLK33M_AIRPORT

# Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PCI



Signal aliases required by this page:  
 - \_PCI\_CLK33M\_AIRPORT (33MHz PCI clock)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

## Q85 WIRELESS CONNECTOR



**AIRPORT & BLUETOOTH**  
 SYNC\_MASTER=FINO-MW SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	121 OF 154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	=PCI_CLK33M_USB2

### Page Notes

Power aliases required by this page:  
 - \_PPVIO\_PCI (to 3.3V or 5V)


Signal aliases required by this page:  
 - \_PCI\_CLK33M\_USB2 (33MHz PCI clock)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports Discold.

Q63 APPLICATION OF POWER NET "=PPVIO\_PCI\_USB2" IS PP3V3\_RUN



ALL NETS TO FUNCTIONAL TEST PAGE

**USB 2.0 PCI Interface**

SYNC\_MASTER=Q63      SYNC\_DATE=08/01/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	122 154

D  
C  
B  
A

D  
C  
B  
A


Page Notes

Power aliases required by this page:  
 - #PP3V3\_PCI

Signal aliases required by this page:  
 (NONE)

BCM options provided by this page:  
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE\_X\_ITEM symbol to declare U7500 part number.



BootROM

SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	125	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_TXD2
	SATA	SATA	SATA_TXD2
			UATA_DD<15..8>
			UATA_DD<7>
			UATA_DD<6..0>
			UATA_DA<2..0>
			UATA_CS1_L
			UATA_CS1_L
			UATA_HSTROBE
			UATA_STOP
			UATA_DMACK_L
			UATA_RESET_L
			UATA_DSTROBE
			UATA_DMARQ
			UATA_INTRO
			UATA_DD R<15..8>
			UATA_DD R<7>
			UATA_DD R<6..0>
			UATA_DA R<2..0>
			UATA_CS0_L R
			UATA_CS1_L R
			UATA_DMACK_L R
			UATA_HSTROBE R
			UATA_STOP R
			UATA_RESET_L R

PLACE TERMINATION RESISTORS AT UATA CONNECTOR JC901



DIOR :HDMARDY- :HSTROBE >  
DIOW :STOP >



UATA	UATA	UATA
UATA_DD R<0>	UATA_DD R<0>	UATA_DD R<0>
UATA_DD R<1>	UATA_DD R<1>	UATA_DD R<1>
UATA_DD R<2>	UATA_DD R<2>	UATA_DD R<2>
UATA_DD R<3>	UATA_DD R<3>	UATA_DD R<3>
UATA_DD R<4>	UATA_DD R<4>	UATA_DD R<4>
UATA_DD R<5>	UATA_DD R<5>	UATA_DD R<5>
UATA_DD R<6>	UATA_DD R<6>	UATA_DD R<6>
UATA_DD R<7>	UATA_DD R<7>	UATA_DD R<7>
UATA_DD R<8>	UATA_DD R<8>	UATA_DD R<8>
UATA_DD R<9>	UATA_DD R<9>	UATA_DD R<9>
UATA_DD R<10>	UATA_DD R<10>	UATA_DD R<10>
UATA_DD R<11>	UATA_DD R<11>	UATA_DD R<11>
UATA_DD R<12>	UATA_DD R<12>	UATA_DD R<12>
UATA_DD R<13>	UATA_DD R<13>	UATA_DD R<13>
UATA_DD R<14>	UATA_DD R<14>	UATA_DD R<14>
UATA_DD R<15>	UATA_DD R<15>	UATA_DD R<15>
UATA_DA R<0>	UATA_DA R<0>	UATA_DA R<0>
UATA_DA R<1>	UATA_DA R<1>	UATA_DA R<1>
UATA_DA R<2>	UATA_DA R<2>	UATA_DA R<2>
UATA_CS0_L R	UATA_CS0_L R	UATA_CS0_L R
UATA_CS1_L R	UATA_CS1_L R	UATA_CS1_L R
UATA_DMACK_L R	UATA_DMACK_L R	UATA_DMACK_L R
UATA_HSTROBE R	UATA_HSTROBE R	UATA_HSTROBE R
UATA_STOP R	UATA_STOP R	UATA_STOP R
UATA_RESET_L R	UATA_RESET_L R	UATA_RESET_L R

**Page Notes**

Power aliases required by this page:  
- \_PPIV2\_PWRON\_DISK

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Net Spacing Type: SATA

Line To Line: 0.38mm  
Length Tolerance: 1.27mm  
Primary Max Sep: 0.25mm outer  
Primary Max Sep: 0.23mm inner  
Secondary Max Sep: 2.54mm  
Secondary Length: 12.70mm

NOTE: Target differential impedance for SATA data pairs is 100 ohms.

**Shasta Disk**

SYNC\_MASTER=M23-DC SYNC\_DATE=06/20/2005


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET OF		
NONE	127 OF 154		

SATA CONNECTOR



SATA PORT1 IS NOT USED IN M23/M33:NO TEST

- 127 SATA TXD P2 == NC\_SATA\_TXD\_P2 6 MAKE\_BASE=TRUE
- 127 SATA TXD N2 == NC\_SATA\_TXD\_N2 6 MAKE\_BASE=TRUE
- 127 SATA RXD N2 C == NC\_SATA\_RXD\_N2\_C 6 MAKE\_BASE=TRUE
- 127 SATA RXD P2 C == NC\_SATA\_RXD\_P2\_C 6 MAKE\_BASE=TRUE




4-12-05  
ADD THESE GROUND VIAS NEAR EACH LAYER JUMP FOR THE SATA DIFF PAIRS. ONE GND VIA PER SIGNAL VIA, AND PLACE GND VIA NO CLOSER THAN 0.152MM TO SIGNAL VIA.

	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST
127 UATA DD<15> .8>	UATA_DD	UATA_NETPH	UATA_NETSPA		
127 UATA DD<7>	UATA_DD7	UATA_NETPH	UATA_NETSPA		
127 UATA DD<6> .0>	UATA_DD	UATA_NETPH	UATA_NETSPA		
127 UATA DA<2> .0>	UATA_HOST	UATA_NETPH	UATA_NETSPA		
127 UATA CS0 L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
127 UATA CS1 L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
127 UATA HSTROBE	UATA_HOST	UATA_NETPH	UATA_NETSPA		
127 UATA STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA		
127 UATA DMACK L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA		
127 UATA RESET L	UATA_RESET_L	UATA_NETPH	UATA_NETSPA		
127 UATA DSTROBE R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA		
127 UATA DMAR0 R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
127 UATA INTRO R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
127 UATA DD R<15> .8>	UATA_NETPH	UATA_NETSPA			
127 UATA DD R<7>	UATA_NETPH	UATA_NETSPA			
127 UATA DD R<6> .0>	UATA_NETPH	UATA_NETSPA			
127 UATA DA R<2> .0>	UATA_NETPH	UATA_NETSPA			
127 UATA CS0 L R	UATA_NETPH	UATA_NETSPA			
127 UATA CS1 L R	UATA_NETPH	UATA_NETSPA			
127 UATA HSTROBE R	UATA_NETPH	UATA_NETSPA			
127 UATA STOP R	UATA_NETPH	UATA_NETSPA			
127 UATA DMACK L R	UATA_NETPH	UATA_NETSPA			
127 UATA RESET L R	UATA_NETPH	UATA_NETSPA			
127 UATA DSTROBE	UATA_NETPH	UATA_NETSPA			
127 UATA DMAR0	UATA_NETPH	UATA_NETSPA			
127 UATA INTRO	UATA_NETPH	UATA_NETSPA			
127 SATA_TXD_P1	SATA_TXD1	SATA	SATA		TRUE
127 SATA_TXD_N1	SATA_TXD1	SATA	SATA		TRUE
127 SATA_TXD_P1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
127 SATA_TXD_N1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
127 SATA_RXD_N1_C	SATA_RXD1	SATA	SATA		TRUE
127 SATA_RXD_P1_C	SATA_RXD1	SATA	SATA		TRUE
127 SATA_RXD_N1	SATA_RXD1	SATA	SATA	RX1C	TRUE
127 SATA_RXD_P1	SATA_RXD1	SATA	SATA	RX1C	TRUE

UATA FROM RPAKS TO JC901

UATA FROM SHASTA U2300 TO RPAKS

PATA CONNECTOR



4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGNMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA). BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE.  
UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

4-8-05  
NOTES FOR SHARED PAGE 127  
FOR M23/M33 CREATE A WIDE SHAPE FOR PP1V2\_SATA\_VDD AND THEN NECK DOWN TO THE DEFAULT VALUE WHEN NECESSARY. THE WIDTH/NECK PROPERTIES ON PAGE 127 ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)  
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)  
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.  
PP1V2\_ALL REG. IS SET TO BE 1.22V TO 1.23V AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL HELP MITIGATE THE LOSS ACROSS THE Q1306 FET SI3326DV.

4-12-05.  
UPDATED AC COUPLING CAPS FOR SATA JC900.  
ADDED DECOUPLING CAPS FOR JC901 PP5V\_PATA NET.

**Disk Connectors**

SYNC\_MASTER=M23-DC SYNC\_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: D 051-6790

SIT: 129 OF 154

REV: E

8

7

6

5

4

3

2

1

D

D

PLACE THESE SERIES TERM CLOSE TO DRIVER: SB/SHASTA

SHASTA<sub>8</sub> -> VESTA

131	9	ENET_TXD_R<0>	159	MAKE_BASE=TRUE	ENET_TXD<0>	9	131	132
131	9	ENET_TXD_R<1>	160	MAKE_BASE=TRUE	ENET_TXD<1>	9	131	132
131	9	ENET_TXD_R<2>	161	MAKE_BASE=TRUE	ENET_TXD<2>	9	131	132
131	9	ENET_TXD_R<3>	162	MAKE_BASE=TRUE	ENET_TXD<3>	9	131	132
131	9	ENET_TXD_R<4>	163	MAKE_BASE=TRUE	ENET_TXD<4>	9	131	132
131	9	ENET_TXD_R<5>	164	MAKE_BASE=TRUE	ENET_TXD<5>	9	131	132
131	9	ENET_TXD_R<6>	165	MAKE_BASE=TRUE	ENET_TXD<6>	9	131	132
131	9	ENET_TXD_R<7>		MAKE_BASE=TRUE	ENET_TXD<7>	9	131	132
			166					
131	9	ENET_TX_EN_R	167	MAKE_BASE=TRUE	ENET_TX_EN	9	131	132
131	9	ENET_TX_ER_R		MAKE_BASE=TRUE	ENET_TX_ER	9	131	132
			168					
131		ENET_CLK125M_GTX_R		MAKE_BASE=TRUE	ENET_CLK125M_GTX	131	132	
			169					
131		ENET_MDIO_R		MAKE_BASE=TRUE	ENET_MDIO	131	132	

PLACE THESE SERIES TERM CLOSE TO DRIVER: VESTA

VESTA -> SHASTA

			184					
132		ENET_CLK125M_GBE_REF_R		MAKE_BASE=TRUE	ENET_CLK125M_GBE_REF	132		
			170					
132		ENET_CLK25M_TX_R		MAKE_BASE=TRUE	ENET_CLK25M_TX	131		
			171					
132		ENET_CLK125M_RX_R		MAKE_BASE=TRUE	ENET_CLK125M_RX	131		
			172					
132	131	ENET_RXD_R<0>	173	MAKE_BASE=TRUE	ENET_RXD<0>	9	131	
132	131	ENET_RXD_R<1>	174	MAKE_BASE=TRUE	ENET_RXD<1>	9	131	
132	131	ENET_RXD_R<2>	175	MAKE_BASE=TRUE	ENET_RXD<2>	9	131	
132	131	ENET_RXD_R<3>	176	MAKE_BASE=TRUE	ENET_RXD<3>	9	131	
132	131	ENET_RXD_R<4>	177	MAKE_BASE=TRUE	ENET_RXD<4>	9	131	
132	131	ENET_RXD_R<5>	178	MAKE_BASE=TRUE	ENET_RXD<5>	9	131	
132	131	ENET_RXD_R<6>	179	MAKE_BASE=TRUE	ENET_RXD<6>	9	131	
132	131	ENET_RXD_R<7>		MAKE_BASE=TRUE	ENET_RXD<7>	9	131	
			180					
132	131	ENET_RX_DV_R	181	MAKE_BASE=TRUE	ENET_RX_DV	131		
132	131	ENET_RX_ER_R		MAKE_BASE=TRUE	ENET_RX_ER	131		
			182					
132	131	ENET_COL_R	183	MAKE_BASE=TRUE	ENET_COL	131		
132	131	ENET_CRS_R		MAKE_BASE=TRUE	ENET_CRS	131		

Preliminary

C

C

B

B

A

A

**ENET SERIES TERM**  
 SYNC\_MASTER=FINO-DC SYNC\_DATE=06/20/2005  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	130	154	

8

7

6

5

4

3

2

1





ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
ENET	0.38mm SPACING		ENET_CLK25M_TX 130 131
ENET	0.38mm SPACING		ENET_CLK125M_RX 130 131
ENET	0.38mm SPACING		ENET_CLK125M_GBR_REF 130 131
ENET	0.38mm SPACING		ENET_CLK125M_GTX 130 132
ENET	0.38mm SPACING		ENET_CLK125M_GTX_R 130 131
ENET	ENET_FW_2X		ENET_RXD_R<7..0> 9 130 132
ENET	ENET_FW_3X		ENET_RX_DV_R 130 132
ENET	ENET_FW_3X		ENET_RX_ER_R 130 132
ENET	ENET_FW_2X		ENET_RXD<7..0> 9 130 131
ENET	ENET_FW_3X		ENET_RX_DV 130 131
ENET	ENET_FW_3X		ENET_RX_ER 130 131
ENET	ENET_FW_2X		ENET_TXD_R<7..0> 9 130 131
ENET	ENET_FW_3X		ENET_TX_EN_R 9 130 131
ENET	ENET_FW_3X		ENET_TX_ER_R 9 130 131
ENET	ENET_FW_2X		ENET_TXD<7..0> 9 130 132
ENET	ENET_FW_3X		ENET_TX_EN 9 130 132
ENET	ENET_FW_3X		ENET_TX_ER 9 130 132
ENET	ENET_FW_3X		ENET_CR_S_R 130 132
ENET	ENET_FW_3X		ENET_COL_R 130 132
ENET	ENET_FW_3X		ENET_CR_S 130 131
ENET	ENET_FW_3X		ENET_COL 130 131
ENET	ENET_FW_3X		ENET_MDC 131 132
ENET	ENET_FW_3X		ENET_MDIO 130 131 132
ENET	ENET_FW_3X		ENET_MDIO_R 130 131
ENET	ENET_FW_3X		R8405_1 131
ENET	ENET_FW_3X		R8405_2 131
ENET	ENET_FW_3X		R8407_2 131

### Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0-OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0 *
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33-OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

**Shasta Ethernet**

SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	OF	
NONE	131	154	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET	0.38mm SPACING	ENET_CLK125M_GBE_REF_R 130 132
ENET	0.38mm SPACING	ENET_CLK125M_RX_R 130 132
ENET	0.38mm SPACING	ENET_CLK25M_TX_R 130 132
ENET	ENET	ENET_MDI0 132 136
ENET	ENET	ENET_MDI0 132 136
ENET	ENET	ENET_MDI1 132 136
ENET	ENET	ENET_MDI1 132 136
ENET	ENET	ENET_MDI2 132 136
ENET	ENET	ENET_MDI2 132 136
ENET	ENET	ENET_MDI3 132 136
ENET	ENET	ENET_MDI3 132 136
ENET	0.38mm SPACING	VESTA_CLK25M_XTALI 132
ENET	0.38mm SPACING	VESTA_CLK25M_XTALO 132
ENET	0.38mm SPACING	VESTA_CLK25M_XTALO_R 132

### Page Notes

Power aliases required by this page:  
 - =PP3V3\_ENET  
 - =PP2V5\_ENETFW  
 - =PP1V2\_ENETFW

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



Net Spacing Type: ENET

Line To Line: 0.38mm  
 Length Tolerance: 1.27mm  
 Primary Max Sep: 0.13mm  
 Secondary Max Sep: 2.54mm  
 Secondary Length: 12.70mm

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

#### Vesta Config Straps:

PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select (Internal Pull-down)
EN_10B - TBI Interface Select (Internal Pull-down)	HUB - Repeater Select (Internal Pull-down)
RGMIEN - RGMI Enable (Internal Pull-down)	ER - Edge Rate Select (Internal Pull-down)
FDX - Full-Duplex Select (Internal Pull-up)	AM_EN - Auto-Negotiation Select (Internal Pull-down)
F1000 - Speed Select (Internal Pull-up)	TXC_RXC_DELAY (Internal Pull-up)
SPD0 - Speed Select (Internal Pull-down)	
AN_EN F1000 SPD0 Description	
0 0 0 Force 10BASE-T	
0 0 1 Force 100BASE-TX	
0 1 X Force 1000BASE-T (test use only)	
1 0 0 Auto-negotiate advertise 10BASE-T	
1 0 1 Auto-negotiate advertise 10/100BASE-TX	
1 1 0 Auto-negotiate advertise 10/100/1000BASE-T	
1 1 1 Auto-negotiate advertise 1000BASE-T	



Vesta Ethernet PHY

SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET OF		
NONE	132 OF 154		

8

7

6

5

4

3

2

1

EXTRA CONSTRAINTS TO SUPPLEMENT THE THE MISSING NET PHYSICAL FROM EARLIER PAGE

NET	NET PHYSICAL TYPE	NET	NET PHYSICAL TYPE	NET	NET PHYSICAL TYPE
ENET	ENET MDI P<0>	132	136	ENET	ENET MDI N<0>
ENET	ENET MDI P<1>	132	136	ENET	ENET MDI N<1>
ENET	ENET MDI P<2>	132	136	ENET	ENET MDI N<2>
ENET	ENET MDI P<3>	132	136	ENET	ENET MDI N<3>

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDES ON TOP SIDE OF BOARD

D

D

C


C

B


B

A

A



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



**ETHERNET CONNECTOR**  
 SYNC\_MASTER=FINO-DC SYNC\_DATE=06/20/2005  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		136	154



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW	ENET_FW_2X	FW_DATA<7..0>
FW	ENET_FW_3X	FW_CTL_S<1..0>
FW	ENET_FW_3X	FW_CTL<1..0>
FW	ENET_FW_2X	FW_DATA_R<7..0>
FW	ENET_FW_3X	FW_CTL_R<1..0>
FW	ENET_FW_3X	FW_LPS
FW	ENET_FW_3X	FW_LREQ
FW	ENET_FW_3X	FW_PINT
FW	0.38mm SPACING	FW_CLK98M_LCLK
FW	0.38mm SPACING	FW_CLK98M_PCLK
FW	0.38mm SPACING	FW_CLK98M_LCLK_R

### Page Notes

Power aliases required by this page:  
 - \_PP2V5\_PWRON\_SB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



**Shasta FireWire**


SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	138	154	



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
(PROVIDED BY LINK PAGE)		0.38mm SPACING	
	FW	FW	FW_TPA0
	FW	FW	FW_TPA P<0>
	FW	FW	FW_TPB0
	FW	FW	FW_TPB P<0>
	FW	FW	FW_TPA1
	FW	FW	FW_TPA P<1>
	FW	FW	FW_TPB1
	FW	FW	FW_TPB P<1>
	FW	FW	FW_TPA2
	FW	FW	FW_TPA P<2>
	FW	FW	FW_TPB2
	FW	FW	FW_TPB P<2>
		0.38mm SPACING	VESTA_CLK24M XTALI
		0.38mm SPACING	VESTA_CLK24M XTALO
		0.38mm SPACING	VESTA_CLK24M XTALO_R
	FW_CTL		FW_CTL_S<1..0>
	FW_CTL		FW_CTL<1..0>
	FW_CTL		FW_CTL_R<1..0>

**Page Notes**

Power aliases required by this page:  
 - =PPFW\_PHY  
 - =PP3V3\_FW  
 - =PP3V3\_ENETFW  
 - =PP2V5\_ENETFW  
 - =PP1V2\_ENETFW

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - VESTA\_DS\_ONLY\_EN0  
 If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.  
 - VESTA\_PWR\_CLASS\_0  
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.

**VESTA CONFIG STRAPS:**

FW\_PWR\_CLASS\_MSB - FIREWIRE POWER CLASS  
 1 - Sets Power Class to 0x4  
 0 - Sets Power Class to 0x0  
 (Internal Pull-up)

FW\_DS\_ONLY\_P0 - PORT 0 DATA/STROBE  
 1 - Port 0 Data/Strobe mode only  
 0 - Port 0 Billingual mode  
 (Internal Pull-down)

**Vesta FireWire PHY**  
 SYNC\_MASTER=Q63 SYNC\_DATE=08/01/2005









**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	NONE	SHEET	139	OF	154	SIZE	DRAWING NUMBER	REV.
						D	051-6790	E

NET_TYPE		
SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0248	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	17_INCH_LCD
514-0248	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	17_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	20_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	20_INCH_LCD

### FIREWIRE CONNECTORS

SYNC\_MASTER=FINO-DC SYNC\_DATE=06/20/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-6790	REV. E
	SCALE NONE	SHEET 140	OF 154

SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_4
	0.38mm SPACING		NEC_CLK30M_XT1
	0.38mm SPACING		NEC_CLK30M_XT2
	0.38mm SPACING		NEC_CLK30M_XT2_R

USB2_P<0>	142 143
USB2_N<0>	142 143
USB2_P<1>	142 143
USB2_N<1>	142 143
USB2_P<2>	142 143
USB2_N<2>	142 143
USB2_P<3>	142 143
USB2_N<3>	142 143
USB2_P<4>	142 143
USB2_N<4>	142 143

Q63 USB PORT ALLOCATION  
 REAR USB (PORT #0)  
 FRONT PANEL USB (PORT #1)  
 REAR USB (PORT #2)  
 REAR USB (PORT #3)

Page Notes

Power aliases required by this page:  
 - =PP3V3\_PWRON\_USB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)


Net Spacing Type: USB2

Line To Line: 0.50mm  
 Length Tolerance: 1.27mm  
 Primary Max Sep: 0.19mm  
 Secondary Max Sep: 2.54mm  
 Secondary Length: 12.70mm

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.1 BGA-LP (8 OF 8)

NC0	F7	TP_SB<0>	6
NC1	F8	TP_SB<1>	6
NC2	F3	TP_SB<2>	6
NC3	F4	TP_SB<3>	6
NC4	F5	TP_SB<4>	6
NC5	F6	TP_SB<5>	6
NC6	F7	TP_SB<6>	6
NC7	F8	TP_SB<7>	6
NC8	T1	TP_SB<8>	6
NC9	T2	TP_SB<9>	6
NC10	T3	TP_SB<10>	6
NC11	T4	TP_SB<11>	6
NC12	T5	TP_SB<12>	6
NC13	T6	TP_SB<13>	6
NC14	T7	TP_SB<14>	6
NC15	T8	TP_SB<15>	6
NC16	U1	TP_SB<16>	6
NC17	U2	TP_SB<17>	6
NC18	U3	TP_SB<18>	6
NC19	U4	TP_SB<19>	6
NC20	U5	TP_SB<20>	6
NC21	U6	TP_SB<21>	6
NC22	V1	TP_SB<22>	6
NC23	V2	TP_SB<23>	6
NC24	V3	TP_SB<24>	6
NC25	V4	TP_SB<25>	6
NC26	W1	TP_SB<26>	6
NC27	W3	TP_SB<27>	6
NC28	Y1	TP_SB<28>	6
NC29	Y3	TP_SB<29>	6



APPLE COMPUTER INC.

**USB Host Interfaces**

SYNC\_MASTER=FINO-PC SYNC\_DATE=07/05/2005

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHEET	OF
NONE	142	154

# Page Notes

Power aliases required by this page:

- \_PP5V\_PWRON\_USB
- \_PP5V\_PWRON\_UDASH
- \_PP3V3\_PWRON\_UDASH
- \_PP3V3\_PWRON\_BT

Signal aliases required by this page:  
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page:  
(NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

## neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

- 142 USB2\_PWRN<0> == TP\_USB2\_PWRN<0> 6 MAKE\_BASE=TRUE
- 142 USB2\_PWRN<1> == TP\_USB2\_PWRN<1> 6 MAKE\_BASE=TRUE
- 142 USB2\_PWRN<2> == TP\_USB2\_PWRN<2> 6 MAKE\_BASE=TRUE
- 142 USB2\_PWRN<3> == TP\_USB2\_PWRN<3> 6 MAKE\_BASE=TRUE
- 142 USB2\_PWRN<4> == TP\_USB2\_PWRN<4> 6 MAKE\_BASE=TRUE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0294	3	USB RECEPTACLE,4P,UB1123-M23B-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0295	3	USB RECEPTACLE,4P,UB1123-M33B-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED BY	USB2	USB2_PORT1_F	USB2_USB2_PORT1_P_F_143
USB CONTROLLER	USB2	USB2_PORT1_F	USB2_USB2_PORT1_N_F_143
	USB2	USB2_PORT2_F	USB2_USB2_PORT2_P_F_143
	USB2	USB2_PORT2_F	USB2_USB2_PORT2_N_F_143
	USB2	USB2_PORT3_F	USB2_USB2_PORT3_P_F_143
	USB2	USB2_PORT3_F	USB2_USB2_PORT3_N_F_143
	USB2	USB2_HUB_F	USB2_USB2_HUB_P_L<2>_143
	USB2	USB2_HUB_F	USB2_USB2_HUB_N_L<2>_143
	USB2	USB2_BNDI_F	USB2_USB2_P_L<3>_143
	USB2	USB2_BNDI_F	USB2_USB2_N_L<3>_143
	USB2	USB2_0_IC	USB2_USB2_NEC_P<0>_142
	USB2	USB2_0_IC	USB2_USB2_NEC_N<0>_142
	USB2	USB2_1_IC	USB2_USB2_NEC_P<1>_142
	USB2	USB2_1_IC	USB2_USB2_NEC_N<1>_142
	USB2	USB2_2_IC	USB2_USB2_NEC_P<2>_142
	USB2	USB2_2_IC	USB2_USB2_NEC_N<2>_142
	USB2	USB2_3_IC	USB2_USB2_NEC_P<3>_142
	USB2	USB2_3_IC	USB2_USB2_NEC_N<3>_142
	USB2	USB2_4_IC	USB2_USB2_NEC_P<4>_142
	USB2	USB2_4_IC	USB2_USB2_NEC_N<4>_142

DUE TO THESE NETS ARE ON A Q63 SHARED PAGE 124, THESE PROPERTIES FOR M23/M33 WERE PLACED ON THIS PAGE.

# External USB Ports



4-14-05  
PLACE CE343, CE344 & LE340  
NEAR JE350 PIN 14 IN THE  
ORDER LISTED, AND NOT ON  
BOTH SIDES OF THE PIN.

SENDS NEC USB PORT 3 TO BLUETOOTH MODULE

SENDS NEC CONTROLLER PORT 4 TO USB HUB UPSTREAM PORT

## USB Device Interfaces

SYNC\_MASTER=FINO-PC SYNC\_DATE=06/20/2005


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHEET	OF	
NONE	143	154	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0257	1	USX2006-NU-01 CUSTOM MASK	UE400	CRITICAL	CARD_READER



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_3
MIN	USB2	USB2	USB2_HUB_3
MIN	0.38MM SPACING		XTAL_IN_CARD_READER
MIN	0.38MM SPACING		XTAL_OUT_CARD_READER
MIN	0.38MM SPACING		XTAL_OUT_CARD_READER_R
MIN	0.38MM SPACING		XTAL_IN_USB_HUB
MIN	0.38MM SPACING		XTAL_OUT_USB_HUB
MIN	0.38MM SPACING		XTAL_OUT_USB_HUB_R

**Flash Media Ctrl**

SYNC\_MASTER=FINO-PC      SYNC\_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	144	154
NONE			

IF USING THE CARD READER, MUST CHANGE THESE BOM OPTIONS TO:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51280010	1	CONN, MEDIA CARD M23	JE500	CRITICAL	CARD_READER 17_INCH_LCD
51280012	1	CONN, MEDIA CARD M33	JE500	CRITICAL	CARD_READER 20_INCH_LCD



WRITE PROTECT AND CARD DETECT SWITCHES

CARD STATUS	WRITE PROTECT	WRITE ENABLE	CARD DETECT
NOT INSERTED	OPEN	OPEN	OPEN
FULLY INSERTED	OPEN	CLOSE	CLOSE


### Flash Connector


SYNC\_MASTER=FINO-PC SYNC\_DATE=06/20/2005

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT		
NONE	145	154	



**AUDIO CODEC**  
APPLE P/N 353S0933

**AUDIO: CODEC**

SYNC\_MASTER=FINO-SO      SYNC\_DATE=10/07/2005


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT OF		
NONE	147 OF 154		

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49




AUDIO: LINE INPUT AMP

SYNC\_MASTER=FINO-SO SYNC\_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	148 154




**LINE OUT LOW-PASS FILTER**  
 FC = 37 KHZ, HO = -1.4

**LINE OUT AMP**  
 APPLE P/N 353S0687

**AUDIO: LINE OUT AMP**  
 SYNC\_MASTER=FINO-SO SYNC\_DATE=10/07/2005

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		150	154




**SPEAKER AMP**  
APPLE P/N 353S0680

GAIN SETTINGS: +19DB  
MODULATION SETTING: LOW EMI  
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

**AUDIO: SPEAKER AMP**  
SYNC\_MASTER=FINO-SO SYNC\_DATE=10/07/2005  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT	OF
		152	154



APPLE P/N 514-0246 (M23) APPLE P/N 514-0249 (M33)

SPEAKER CABLE CONNECTOR  
APPLE P/N 518S0249

LINE IN JACK

LINE IN PLUG DETECT

LINE OUT JACK

LINE OUT PLUG DETECTS

CRITICAL	PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
CRITICAL	514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
CRITICAL	514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
CRITICAL	514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
CRITICAL	514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

AUDIO\_LO\_DET\_L = LOW: PLUG INSERTED  
 AUDIO\_LO\_DET\_L = HIGH: PLUG NOT INSERTED  
 AUDIO\_LO\_OPTICAL\_PLUG\_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED  
 AUDIO\_LO\_OPTICAL\_PLUG\_L = HIGH: ANALOG AUDIO PLUG INSERTED

AUDIO: CONNECTORS

SYNC\_MASTER=FINO-SO SYNC\_DATE=10/07/2005



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	SHT	153	154
NONE			



UNUSED GPIO TERMINATIONS

4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP  
APPLE P/N 353S0733



MICROPHONE IMPEDANCE MATCHING CIRCUIT

AUDIO GROUND RETURNS



AUDIO: POWER SUPPLIES

SYNC\_MASTER=FINO-SO SYNC\_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	E
SCALE	NONE	SHT OF	154 OF 154