

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


M50 - DVT


04/05/06

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
13		405954	ENGINEERING RELEASED	10/18/05	06/22/04

PDF	CSA	CONTENTS	SYNC MASTER	DATE
2	2	System Block Diagram	MASTER	MASTER
3	3	Power Block Diagram	MASTER	MASTER
4	4	Table Items	MASTER	MASTER
5	5	FUNC TEST 1 OF 2	MASTER	MASTER
6	6	Power Conn / Alias	MASTER	MASTER
7	7	CPU 1 OF 2-FSB	MASTER	MASTER
8	8	CPU 2 OF 2-PWR/GND	MASTER	MASTER
9	9	CPU DECAPS & VID<>	MASTER	MASTER
10	10	CPU TEMP SENSOR	MASTER	MASTER
11	11	CPU ITP700FLEX DEBUG	M38	01/05/2006
12	12	NB CPU Interface	M1	01/05/2006
13	13	NB PEG / Video Interfaces	M1	01/05/2006
14	14	NB Misc Interfaces	MASTER	MASTER
15	15	NB DDR2 Interfaces	M1	01/05/2006
16	16	NB Power 1	MASTER	MASTER
17	17	NB Power 2	M40	01/05/2006
18	18	NB Grounds	M1	01/05/2006
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	M1	01/05/2006
21	21	SB: 1 OF 4	M38	01/05/2006
22	22	SB: 2 OF 4	MASTER	MASTER
23	23	SB: 3 OF 4	MASTER	MASTER
24	24	SB: 4 OF 4	M38	01/05/2006
25	25	SB:DECOUPLING	MASTER	MASTER
26	26	SB: MISC	MASTER	MASTER
27	27	SB: SMB HUB AND ALIAS	MASTER	MASTER
28	28	DDR2 SO-DIMM Connector A	MASTER	MASTER
29	29	DDR2 SO-DIMM Connector B	MASTER	MASTER
30	30	Memory Active Termination	MASTER	MASTER
31	31	Memory Vtt Supply	MASTER	MASTER
32	33	CLOCKS	MASTER	MASTER
33	34	CLOCKS: TERMINATIONS	MASTER	MASTER
34	38	Disk Connectors	MASTER	MASTER
35	41	ETHERNET CONTROLLER	MASTER	MASTER
36	42	ETHERNET MISC	MASTER	MASTER
37	43	ETHERNET CONNECTOR	MASTER	MASTER

PDF	CSA	CONTENTS	SYNC MASTER	DATE
38	44	FW: FW323-06	MASTER	MASTER
39	45	FW: DECAPS	MASTER	MASTER
40	46	FIREWIRE CONNECTORS	MASTER	MASTER
41	47	USB Device Interfaces	MASTER	MASTER
42	53	AIRPORT CONN	MASTER	MASTER
43	54	PCIE PORT ALIASES	MASTER	MASTER
44	58	SMC	M1	01/05/2006
45	59	SMC & TPM SUPPORT	(MASTER)	(MASTER)
46	60	LPC+ CONN	M38	12/09/2005
47	61	NB THERMAL	MASTER	MASTER
48	63	SPI BOOTROM	M38	01/05/2006
49	65	Fan 0, 1 & System Temp	MASTER	MASTER
50	66	Fan 2 & HD Temp	MASTER	MASTER
51	67	TPM	M38	01/05/2006
52	68	AUDIO: CODEC	AUDIO	03/30/2006
53	72	AUDIO: SPEAKER AMP	AUDIO	03/30/2006
54	73	AUDIO: CONNECTORS	AUDIO	03/30/2006
55	74	AUDIO: POWER SUPPLIES	AUDIO	03/30/2006
56	75	IMVP6 CPU VCore Regulator	MASTER	MASTER
57	76	CPU & SYSTEM SENSE CIRCUITS	(MASTER)	(MASTER)
58	77	PWR GOOD	(MASTER)	(MASTER)
59	78	3V DC/DC 2.5V	(MASTER)	(MASTER)
60	79	1.8V & 1.2V VREG	MASTER	MASTER
61	80	1.5V_S0 & 1.05V_S0 VREG	MASTER	MASTER
62	82	5V DC/DC	MASTER	MASTER
63	83	S0 AND S3 FETS	MASTER	MASTER
64	94	Internal Display Conns	MASTER	MASTER
65	95	EXTERNAL TMDS	MASTER	MASTER
66	96	TMDS/Inverter/ExtVGA	MASTER	MASTER
67	97	External Display Conns	MASTER	MASTER

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7032
				REV. ??	SHT 1 OF 97



Power Block Diagram

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7032	REV. ??
	SCALE NONE	SHEET 3	OF 97

8

7

6

5

4

3

2

1

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
51180025	1	IC,CPU-SKT,479BGA	J0700	CRITICAL	
33880298	1	IC,945GT,NORTHBRIDGE	U1200	CRITICAL	
34380385	1	IC,SB,652BGA	U2100	CRITICAL	
742-0048	1	BAT,COIN,3V,220MAH,CR2032	BT2600	CRITICAL	
35980101	1	IC,CY28445-5,CLK GEN,68PIN QFP	U3301	CRITICAL	
33880270	1	IC,8888053,1GIGABIT ENET XCVR,64P QFN,NO	U4101	CRITICAL	
(33580382) 34181797	1	IC,ENET LAN ROM	U4102	CRITICAL	
33880279	1	IC,FW32306,1394A LINK,TOFP	U4400	CRITICAL	
33880274 34170022	1	IC,SMC,M50	U5800	CRITICAL	
34181789	1	IC,TPM,TSSOP,28P	U6700	CRITICAL	LEMENU
35381235	1	IC,CPU VREG,1MVP,TWO PHASE	U7500	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7032	1	PCB,SCHM,MLB,M50	SCH1		
820-1960	1	PCB,FAB,MLB,M50	MLB1		
(33580384) 34170021	1	EFI ROM,M50	U6301	CRITICAL	
33783244	1	M50 1.66G CPU (C0)	CPU	CRITICAL	YONAH
33783242	1	M38 CPU (C0)	CPU	CRITICAL	MEROM

34181859 IC EFI BOOTROM DEV M50
 33783242 M38 CPU(C0)
 33783280 M50 1.83G LOW SPEED CPU (D0)

OPS REQUESTED QUAL PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
15580295	1	CHOKE,COMMON_MODE,1650HM,4PIN	L9703	CRITICAL	
124-0359	3	PCAP,120UF,16V,20%,ELEC	C6505,C6504,C6602	CRITICAL	

ALTERNATE PARTS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12650091	12650092		0620	FACTORY SHORTAGE
35381381	35381278		U5940	SMC VREF
37880140	37880141		L2D601,L2D602,L2D603	

MECHANICAL PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
603-9187	1	SUBASSY, M50 NB HEATSINK	HS2	CRITICAL	
603-9186	1	SUBASSY, M50 CPU HEATSINK	HS1	CRITICAL	
725-0668	1	MYLAR WASHER	WASH1	CRITICAL	
725-0720	1	MYLAR BLACK LED CVR, M50	CVR1	CRITICAL	
825-6447	1	BARCODE LABEL, M50	[EEE:V3M]	CRITICAL	

Table Items

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7032	??
SCALE	SHT	OF
NONE	4	97



LAYOUT NOTE: PLACE NEAR J0700

LAYOUT NOTE: PLACE NEAR U1200

LAYOUT NOTE: PLACE NEAR U4101


PLACE NEAR R1210 AND R1211

PLACE NEAR R0705 AND R0706

PLACE NEAR R2800 AND R2801

LAYOUT NOTE: PLACE NEAR U2100

MISC GROUND VIAS



FUNC TEST 1 OF 2

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	5 OF	97
NONE			



"S0" RAILS

ONLY ON IN RUN

"S3" RAILS

ON IN RUN AND SLEEP

"S5" RAILS

ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

POWER GOOD

AC/DC CONN

HDD POWER CONN

GND RAILS

CHASSIS GND

Power Conn / Alias


SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	OF	
NONE	6	97	



CPU 1 OF 2-FSB

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7032	REV. ??
	SCALE NONE	SHEET 7 OF 97	



CPU 2 OF 2-PWR/GND

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT 8 OF 97		
NONE			

CPU HEATSINK MOUNTING HOLES




WE HAD A 330UF ELEC CAP HERE FOR 1.05V RAIL - CHECK WE CAN REMOVE

VCCP CORE DECOUPLING



VCC CORE DECOUPLING

DESIGN FOR 44 CERAMIC AND 3 ELECT BULK 1800UF



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
138S0552	28	CAP, 22UF, 6.3V, 20%, X5R, 0805	C922, C925, C906, C939, C919, C993, C942, C991, C995		MEROME
138S0558	28	CAP, 10UF, 6.3V, 20%, X5R, 0805	C922, C925, C906, C939, C919, C993, C942, C991, C995		YONAH

CPU DECAPS & VID<>

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	9 OF	97
NONE			

CPU THERMAL SENSOR


NOTE:
IF CPU T DIODE TO BE READ IN OFF STATE,
THEN THIS SHOULD BE S5



LAYOUT NOTE:
ADD GND GUARD TRACES FOR CPU_THERMD_P/N
ROUTE ON SAME LAYER WITH 0.254MM TRACE WIDTH & SPACING.

NOTE: SYMBOL SHOULD BE SHOWN ADT7461A

LAYOUT NOTE:
PLACE R1002 AND R1018 SUCH THAT THEY SHARE ONE PAD
PLACE R1017 AND R1019 SUCH THAT THEY SHARE ONE PAD



CPU TEMP SENSOR


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	10 OF 97	
NONE			


CPU ITP700FLEX DEBUG SUPPORT



CPU ITP700FLEX DEBUG
 SYNC_MASTER=M38 SYNC_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	11 OF	97
NONE			



NB CPU Interface

SYNC_MASTER=M1 SYNC_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7032	REV. ??
	SCALE NONE	SHEET 12 OF 97	

LVDS Disable
 Can leave all signals NC if LVDS is not implemented
 Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
 VCCD_LVDS must remain powered with proper decoupling.
 Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC
 Unused DAC outputs must remain powered, but can omit
 filtering components. Unused DAC outputs should
 connect to GND through 75-ohm resistors.

TV-Out Disable
 Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
 Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
 VCCA_TVBG to 1.5V power rail. Tie VSSA_TVBG to GND.

CRT Disable
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
 HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
 rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function


SDVO_TVCLKIN#
 SDVO_INT#
 SDVO_FLDSTALL#

SDVOB_RED#
 SDVOB_GREEN#
 SDVOB_BLUE#
 SDVOB_CLKN
 SDVOC_RED#
 SDVOC_GREEN#
 SDVOC_BLUE#
 SDVOC_CLKN

SDVOB_RED
 SDVOB_GREEN
 SDVOB_BLUE
 SDVOB_CLKP
 SDVOC_RED
 SDVOC_GREEN
 SDVOC_BLUE
 SDVOC_CLKP

NB PEG / Video Interfaces
 SYNC_MASTER=M1 SYNC_DATE=01/05/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	13 OF 97	
NONE			



NB DDR2 Interfaces

SYNC_MASTER=M1 SYNC_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	15 OF 97	
NONE			



NB Grounds

SYNC_MASTER=M1 SYNC_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	18 OF 97	
NONE			




Power Interface
These are the power signals that leave the NB "block"

- IN =PP1V05_S0_FSB_NB 5 6 12
- IN =PPVCORE_S0_NB 6 16 19
- IN =PP1V05_S0_NB_VTT 6 17 19
- IN =PP1V5_S0_NB 6 19
- IN =PP1V5_S0_NB_PCIE 6 13
- IN =PP1V5_S0_NB_PLL 6 19
- IN =PP1V5_S0_NB_TVDAC 6 17
- IN =PP1V5_S0_NB_VCCD_HMPLL 6 17
- IN =PP1V5_S0_NB_VCCD_LVDS 6 17 19
- IN =PP1V5_S0_NB_VCCAUX 6 19
- IN =PP1V8_S3_MEM_NB 6 14 16 19
- IN =PP2V5_S0_NB_VCCSYNC 19 6
- IN =PP2V5_S0_NB_VCC_TXLVDS 6 17 19
- IN =PP2V5_S0_NB_VCCA_3BG 6 17 19
- IN =PP2V5_S0_NB_VCCA_LVDS 6 17 19
- IN =PP3V3_S0_NB 6 14 20
- IN =PP3V3_S0_NB_VCC_HV 6 17 19
- IN =PP5V_S0_NB_TVDAC 6 19


MCH DISPLAY PLL POWER LDO




MCH VCCA_DPLL FILTER
(MCH DISPLAY A PLL 1.5V PWR)




GMCH VCCA_DPLL B FILTER
(MCH DISPLAY B PLL 1.5V PWR)




GMCH VCCD LVDS BYPASS
(MCH LVDS DIGITAL 1.5V PWR)



GMCH VCCD LVDS BYPASS
(MCH LVDS DIGITAL TX 2.5V PWR)




FILTERING REQUIRED FOR INTEGRATED GFX (PG. 333)




MCH VCCA_CRTDAC BYPASS
(MCH CRTDAC ANALOG 2.5V PWR)



MCH VCCA_LVDS FILTER
(MCH LVDS ANALOG 2.5V PWR)



Layout Note:
These 4 0.1uF caps should be within 5 mm of NB edge



Layout Note:
Place in cavity

Layout Note:
Place on the edge

Layout Note:
PLACE CAPS NEAR NB EDGE ON THESE 2 RAILS

Layout Note:
These 8 caps should be within 6.35 mm of NB edge


Layout Note:
10uF caps should be close to MCH on opposite side.

Layout Note:
Place L and C close to MCH

Layout Note:
3GPLL 10uF cap should be placed in cavity

NB (GM) Decoupling		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	19 OF 97	
NONE			



NB_CFG<3> RESERVED

Internal pull-ups
 NB_CFG<13:12> 00 = Partial Clock Gating Disable
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation

NB_CFG<4> RESERVED

NB_CFG<14> RESERVED

14 NB_CFG<5>
 Internal pull-up
 NB_CFG<5> High = DMIX4
 DMI x2 Select Low = DMIX2
 R2075 2.2K
 1/10W MF-LF
 402
 NO STUFF

NB_CFG<15> RESERVED

NB_CFG<6> RESERVED

14 NB_CFG<16>
 Internal pull-up
 NB_CFG<16> High = Enabled
 FSB Dynamic Low = Disabled
 ODT
 R2085 2.2K
 1/10W MF-LF
 402

14 NB_CFG<7>
 Internal pull-up
 NB_CFG<7> High = Mobile CPU
 CPU Strap Low = RESERVED
 R2077 2.2K
 1/10W MF-LF
 402

NB_CFG<17> RESERVED

NB_CFG<8> RESERVED

6 14 19 20
 =PP3V3 S0 NB
 NB_CFG<18> High = 1.5V
 VCC Select Low = 1.05V
 R2058 2.2K
 1/10W MF-LF
 402
 14 NB_CFG<18>
 Internal pull-down

14 NB_CFG<9>
 Internal pull-up
 NB_CFG<9> High = Normal
 PCIe Graphics Lane Reversal Low = Reversed
 R2079 2.2K
 1/10W MF-LF
 402
 =PP3V3 S0 NB
 NB_CFG_PEG_REVERSE

6 14 19 20
 =PP3V3 S0 NB
 NB_CFG<19> High = Reversed
 DMI Lane Reversal Low = Normal
 R2059 2.2K
 1/10W MF-LF
 402
 14 NB_CFG<19>
 Internal pull-down

NB_CFG<10> RESERVED


945 External Design Spec says reserved
 =PP3V3 S0 NB
 NB_CFG<20> High = Both active
 PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1
 R2060 2.2K
 1/10W MF-LF
 402
 14 NB_CFG<20>
 Internal pull-down

NB_CFG<11> RESERVED

PROBABLY NOT NEEDED

NB Config Straps
 SYNC_MASTER=M1 SYNC_DATE=01/05/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT		OF
NONE	20		97



NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS AS NC







NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4
 SYNC_MASTER=M38 SYNC_DATE=01/05/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT		REV.
NONE	21 OF 97		



SB: 2 OF 4

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	22 OF 97	
NONE			



SB: DECOUPLING

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	25 OF 97	
NONE			



SB: MISC

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	OF	REV.
NONE	26	97	

8

7

6

5


4

3



2

1

SB I2C BUSSES



PCI CONTROL



SB: SMB HUB AND ALIAS

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT		OF
NONE	27		97

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
BOMOPTION shown at the top of each group applies to every part below it



Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	OF	REV.
NONE	30	97	


Page Notes

Power aliases required by this page:
 - =PP5V_S0_MEMVTT
 - =PP1V8_S0_MEMVTT
 - =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

DDR2 Vtt Regulator



Memory Vtt Supply


SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	31 OF 97	
NONE			



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

- 56 (INT PU) PM STPPCI L (FROM ICH7 GPIO18 STPPCI*)
- 55 (INT PU) PM STPCPU L (FROM ICH7 GPIO20 STPCPU*)
- 44 CPU0 34 CK410 CPU0 N (CPU HOST 133/167MHZ)
- 45 CPU0 34 CK410 CPU0 P
- 41 CPU1 34 CK410 CPU1 N (GMCH HOST 133/167MHZ)
- 42 CPU1 34 CK410 CPU1 P
- 36 CPU2_ITP/SRCC_10 34 CK410 CPU2_ITP_SRC10 N (ITP HOST 133/167MHZ)
- 37 CPU2_ITP/SRCC_10 34 CK410 CPU2_ITP_SRC10 P
- 11 SRCC_0/LCD100MC 34 CK410 LVDS N (GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
- 10 SRCT_0/LCD100MT 34 CK410 LVDS P
- 14 SRCC_1 34 CK410 SRC1 N (GPU PCI-E 100 MHZ)
- 13 SRCT_1 34 CK410 SRC1 P
- 9 (INT PU) CLKREQ_1* 34 CK410_SRC_CLKREQ1 L (NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?)
- 16 SRCC_2 34 CK410 SRC2 N (ICH7M DMI 100 MHZ)
- 15 SRCT_2 34 CK410 SRC2 P
- 19 SRCC_3 34 CK410 SRC3 N (FOR PCI-E CARD)
- 18 SRCT_3 34 CK410 SRC3 P
- 59 (INT PU) CLKREQ_3* 34 CK410_SRC_CLKREQ3 L
- 22 SRCC_4 34 CK410 SRC4 N (ICH SATA 100 MHZ)
- 21 SRCT_4 34 CK410 SRC4 P (FROM ICH7 GPIO35) (SIGNAL NAME WILL BE CHANGED POST PROTO TO REMOVE 100M FROM SIGNAL NAME)
- 20 (INT PU) CLKREQ_4* 20 SB_CLK100M_SATA_OE L
- 24 SRCC_5 34 CK410 SRC5 N (GMCH G_CLKIN 100 MHZ)
- 23 SRCT_5 34 CK410 SRC5 P (FROM GMCH CLK_REQ*)
- 60 (INT PU) CLKREQ_5* 60 CLK_NB_OE L
- 27 SRCC_6 34 CK410 SRC6 N (WIRELESS PCI-E 100 MHZ)
- 26 SRCT_6 34 CK410 SRC6 P
- 25 (INT PU) CLKREQ_6* 25 CK410_SRC_CLKREQ6 L
- 30 SRCC_7 34 CK410 SRC7 N (NOT USED)
- 29 SRCT_7 34 CK410 SRC7 P
- 32 SRCC_8 34 CK410 SRC8 N (GIGA LAN PCI-E 100 MHZ)
- 33 SRCT_8 34 CK410 SRC8 P
- 34 (INT PU) CLKREQ_8* 34 CK410_SRC_CLKREQ8 L
- 7 DOT96C/27MHZ_SPREAD 34 CK410_DOT96_27M N (GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
- 6 DOT96T/27MHZ_NON-SPREAD 34 CK410_DOT96_27M P
- 2 (INT PD) VTT_PWRGD*/PD 24 CK410_PD_VTT_PWRGD L (FROM CPU VCORE PWR GOOD)
- 4 FSA/48M 34 CK410_USB48_FSA (ICH7M USB 48MHZ)
- 54 REF0/FSC 34 CK410_CLK14P3M_TIMER (ICH7M,SIO,LPC REF. 14.318MHZ)
- 53 (INT PD) REF1/FCTSEL0 34 CK410_REF1_FCTSEL0

FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11	
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST	* FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0	
1	0	27M_NON_SPREAD	27M_SPREAD	SRCT0	SRCC0	* FOR EXT. GRAPHIC SYSTEM
1	1	OFF_LOW	TBD	SRCT0	SRCC0	

CLOCKS

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART









 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	33 OF 97	
NONE			

NOTE: USE THESE PULL-DOWNS IF NOT CONNECTED TO GPIO'S



FSB FREQUENCY SELECT:

	STUFF	NO STUFF
CPU DRIVEN	R3454 R3455 R3461	R3452 R3453 R3457
533MHZ (133MHZ CPU CLK)	R3452 R3453 R3461	R3454 R3455 R3463
667MHZ (166MHZ CPU CLK)	R3452 R3453 R3461	R3456 R3457 R3463



CLOCKS: TERMINATIONS

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	34 OF	97
NONE			



SATA CONNECTOR



SATA PORT 0 IS NOT USED

21	IN	SATA A R2D C P	TP_SATA A R2D P
			MAKE_BASE=TRUE
21	IN	SATA A R2D C N	TP_SATA A R2D N
			MAKE_BASE=TRUE
21	OUT	SATA A D2R P	TP_SATA A D2R P
			MAKE_BASE=TRUE
21	OUT	SATA A D2R N	TP_SATA A D2R N
			MAKE_BASE=TRUE


Disk Connectors

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	38 OF 97	
NONE			



ETHERNET MISC

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7032	REV. ??
	SCALE NONE	SHEET 42 OF 97	



RESISTOR PADS USED AS PLACEHOLDER FOR INDUCTOR IF NEEDED



(514-0253)
 OMIT
JD600
 JFM38V10-0112-4F
 F-ANG-TH



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0340	1	CON,RJ-45 7 DEGRESS, W/O RIBS	JD600	CRITICAL	17_INCH_LCD

ETHERNET CONNECTOR

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	43 OF 97	
NONE			



FW: DECAPS

SYNC_MASTER=MASTER SYNC_DATE=MASTER


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	45 OF 97	
NONE			



Termination
Place close to FireWire PHY

"Snapback" & "Late VG" Protection

"Snapback" & "Late VG" Protection

3rd TPA/TPB pair unused

ESD Rail

FIREWIRE CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0336	2	CON, 1394A 7 DEGREES, W/O RIBS	JE000, JE001	CRITICAL	17_INCH_LCD

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-7032 REV.: ??

SCALE: NONE SHEET: 46 OF 97

External USB Ports



LAYOUT NOTE:
 PLACE C4743, C4797 & L4740
 NEAR JE4702 PIN 14 IN THE
 ORDER LISTED, AND NOT ON
 BOTH SIDES OF THE PIN.
 PLACE C4742 CLOSED TO JE4702.


BLUETOOTH

USB Device Interfaces

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0339	3	USB RECEPTACLE, 4P, UB1123-M50-4F	JE310, JE320, JE330	CRITICAL	17_INCH_LCD

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	47 OF	97
NONE			



LAYOUT NOTE:
 PLACE R5302-03 SUCH THAT STUB LENGTH IS
 MINIMIZED IF THE RESISTORS ARE NOT STUFFED

NOTE: STANDOFFS FOR J5300
 SDF5300
 STDOFF-40D5.6H-1.35-TH
 SDF5301
 STDOFF-40D5.6H-1.35-TH

SB HAS INTERNAL 15K PULL-DOWNS

PLACE CAPS < 250 MILS FROM U2100

AIRPORT CONN
 SYNC_MASTER=MASTER SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE		SHT	OF
NONE		53	97

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

22 IN PCIE_C_R2D_C_N == TP_PCIE_C_R2D_C_N
MAKE_BASE=TRUE

22 IN PCIE_C_R2D_C_P == TP_PCIE_C_R2D_C_P
MAKE_BASE=TRUE

22 OUT PCIE_C_D2R_N == TP_PCIE_C_D2R_N
MAKE_BASE=TRUE

22 OUT PCIE_C_D2R_P == TP_PCIE_C_D2R_P
MAKE_BASE=TRUE

22 IN PCIE_D_R2D_C_N == TP_PCIE_D_R2D_C_N
MAKE_BASE=TRUE

22 IN PCIE_D_R2D_C_P == TP_PCIE_D_R2D_C_P
MAKE_BASE=TRUE

22 OUT PCIE_D_D2R_N == TP_PCIE_D_D2R_N
MAKE_BASE=TRUE

22 OUT PCIE_D_D2R_P == TP_PCIE_D_D2R_P
MAKE_BASE=TRUE

22 IN PCIE_E_R2D_C_N == TP_PCIE_E_R2D_C_N
MAKE_BASE=TRUE

22 IN PCIE_E_R2D_C_P == TP_PCIE_E_R2D_C_P
MAKE_BASE=TRUE

22 OUT PCIE_E_D2R_N == TP_PCIE_E_D2R_N
MAKE_BASE=TRUE

22 OUT PCIE_E_D2R_P == TP_PCIE_E_D2R_P
MAKE_BASE=TRUE

22 IN PCIE_F_R2D_C_N == TP_PCIE_F_R2D_C_N
MAKE_BASE=TRUE

22 IN PCIE_F_R2D_C_P == TP_PCIE_F_R2D_C_P
MAKE_BASE=TRUE

22 OUT PCIE_F_D2R_N == TP_PCIE_F_D2R_N
MAKE_BASE=TRUE

22 OUT PCIE_F_D2R_P == TP_PCIE_F_D2R_P
MAKE_BASE=TRUE

USED PCIE PORTS

22 IN PCIE_A_R2D_C_N == PCIE_AIRPORT_R2D_C_N 53
MAKE_BASE=TRUE

22 IN PCIE_A_R2D_C_P == PCIE_AIRPORT_R2D_C_P 53
MAKE_BASE=TRUE

22 5 OUT PCIE_A_D2R_N == PCIE_AIRPORT_D2R_N 53
MAKE_BASE=TRUE

22 5 OUT PCIE_A_D2R_P == PCIE_AIRPORT_D2R_P 53
MAKE_BASE=TRUE

22 IN PCIE_B_R2D_C_N == PCIE_ENET_R2D_C_N 41
MAKE_BASE=TRUE

22 IN PCIE_B_R2D_C_P == PCIE_ENET_R2D_C_P 41
MAKE_BASE=TRUE

22 5 OUT PCIE_B_D2R_N == PCIE_ENET_D2R_N 41
MAKE_BASE=TRUE

22 5 OUT PCIE_B_D2R_P == PCIE_ENET_D2R_P 41
MAKE_BASE=TRUE

PCIE PORT ALIASES		
SYNC_MASTER=MASTER	SYNC_DATE=MASTER	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	54 OF 97	
NONE			

8

7

6

5

4

3

2


1

UNUSED PINS HAVE THE FORMAT SMC XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.

SMC H8S2116 (1 OF 4)		SMC H8S2116 (2 OF 4)	
PM LAN_ENABLE B12	P10	SMC PM_G2_EN L13	SMC PM_G2_EN
SMC_RSTGATE_L C13	P11	SMC_ADAPTER_EN L14	SMC_ADAPTER_EN
ALL_SYS_PWRGD A15	P12	SPI_ARB 22 5	SPI_ARB
RSMRST_PWRGD B14	P13	SPI_SCLK 63 22	SPI_SCLK
SMC_SB_NMI B15	P14	SPI_SI 63 22	SPI_SI
PM_RSMRST_L C14	P15	SPI_SO 63 22	SPI_SO
IMVP_VR_ON D12	P16	SMC_PROCHOT_3_3_L J12	SMC_PROCHOT_3_3_L
PM_PWRBTN_L C15	P17	SMC_CPU_INIT_3_3_L J13	SMC_CPU_INIT_3_3_L
SMC_P20 D13	P20	SMC_CPU_ISENSE N12	SMC_CPU_ISENSE
SMC_P21 D14	P21	SMC_CPU_VSENSE R13	SMC_CPU_VSENSE
SMC_P22 D15	P22	SMC_GPU_ISENSE P13	SMC_GPU_ISENSE
SMC_P23 E12	P23	SMC_GPU_VSENSE P14	SMC_GPU_VSENSE
SMC_BATT_TRICKLE_EN_L E14	P24	SMC_DCIN_ISENSE P14	SMC_DCIN_ISENSE
SMC_BATT_CHG_EN E15	P25	SMC_PBUS_VSENSE R15	SMC_PBUS_VSENSE
SMC_P26 E13	P26	SMC_BATT_ISENSE N13	SMC_BATT_ISENSE
SMC_P27 F14	P27	SMC_FWIRE_ISENSE P15	SMC_FWIRE_ISENSE
LPC_AD<0> D9	P30/LAD0	SMC_WAKE_SCI_L C7	SMC_WAKE_SCI_L
LPC_AD<1> C9	P31/LAD1	SMC_TPM_GPIO A7	SMC_TPM_GPIO
LPC_AD<2> A9	P32/LAD2	PM_CLKRUN_L B7	PM_CLKRUN_L
LPC_AD<3> B9	P33/LAD3	PM_SUS_STAT_L D6	PM_SUS_STAT_L
LPC_FRAME_L D8	P34/LFRAME*	SC_TX_L C6	SC_TX_L
SMC_LRESET_L C8	P35/LRESET*	SMC_RX_L A6	SMC_RX_L
PCI_CLK_SMC AB	P36/LCLK	SMB_BSB_CLK B6	SMB_BSB_CLK
INT_SERIRQ D7	P37/SERIRQ	SMC_ONOFF_L K4	SMC_ONOFF_L
SMC_XDP_TMS A5	P40/TMIO	SMC_BC_ACOK J2	SMC_BC_ACOK
SMC_SYS_LED_16B B5	P41/TMO0	SMC_BS_ALRT_L J1	SMC_BS_ALRT_L
SMB_BSB_DATA D5	P42/SDA1	PM_SLP_S3_L J3	PM_SLP_S3_L
SMC_TPM_PP C3	P43/TMI1/EXSCK1	PM_SLP_S4_L J4	PM_SLP_S4_L
SMC_XDP_TRST_L B1	P44/TMO1	PM_SLP_S5_L H2	PM_SLP_S5_L
SMC_XDP_TCK C2	P45	SMC_SUS_CLK H1	SMC_SUS_CLK
SMC_SYS_LED D3	P46/PWX0/PWM0	SMB_0_S0_DATA G2	SMB_0_S0_DATA
SMC_SYS_KBDLED C1	P47/PWX1/PWM1		
SMC_TX_L G1	P50		
SMC_RX_L G4	P51		
SMB_0_S0_CLK F2	P52/SCL0		

SMC H8S2116 (2 OF 4)		SMC H8S2116 (3 OF 4)	
SMC_RCIN_L R3	PA0/KIN8*/PA2DC	SMC_CASE_OPEN M3	SMC_CASE_OPEN
BOOT_LPC_SPI_L P3	PA1/KIN9*/PA2DD	SMC_TCK M2	SMC_TCK
PM_SYSRST_L R2	PA2/KIN10*/PS2AC	SMC_TDI M1	SMC_TDI
SMC_TPM_RESET_L N3	PA3/KIN11*/PS2AD	SMC_TDO L4	SMC_TDO
PM_EXTRTS_L R1	PA4/KIN12*/PS2BC	SMC_TMS L2	SMC_TMS
PM_THRM_L N2	PA5/KIN13*/PS2BD	SMC_PPF0 M7	SMC_PPF0
SYS_ONEWIRE M4	PA6/KIN14*/PS2CC	SMC_PPF1 P6	SMC_PPF1
PM_BATLOW_L N1	PA7/KIN15*/PS2CD	SMC_LID R6	SMC_LID
SMC_EXTSMI_L B10	PB0/LSMI*	SMC_CPU_RESET_3_3_L N6	SMC_CPU_RESET_3_3_L
SMC_RUNTIME_SCI_L A10	PB1/LSCI	SMC_BATT_ISET M6	SMC_BATT_ISET
SMC_ODD_DETECT D10	PB2	SMC_BATT_VSET R5	SMC_BATT_VSET
ISENSE_CAL_EN A11	PB3	SMC_SYS_ISET P5	SMC_SYS_ISET
SMC_EXCARD_CP B11	PB4	SMC_SYS_VSET N5	SMC_SYS_VSET
SMC_EXCARD_PWR_EN C11	PB5	SPI_CE_L P9	SPI_CE_L
SMC_EXCARD_OC_L A12	PB6	SMC_XDP_TCK_3_3 R9	SMC_XDP_TCK_3_3
SMC_XDP_TDO_3_3 D11	PB7	SMB_BSA_DATA N9	SMB_BSA_DATA
SMC_FAN_0_CTL G14	PC0/TIOCA0/WUE8*	SMB_BSA_CLK P8	SMB_BSA_CLK
SMC_FAN_1_CTL G15	PC1/TIOCB0/WUE9*	SMB_A_S3_DATA M8	SMB_A_S3_DATA
SMC_FAN_2_CTL G13	PC2/TIOCC0/TCLKA/WUE10*	SMB_A_S3_CLK P7	SMB_A_S3_CLK
SMC_FAN_3_CTL G12	PC3/TIOCD0/TCLKB/WUE11*	SMB_B_S0_DATA P7	SMB_B_S0_DATA
SMC_FAN_0_TACH H14	PC4/TIOCA1/WUE12*	SMB_B_S0_CLK R7	SMB_B_S0_CLK
SMC_FAN_1_TACH H15	PC5/TIOCB1/TCLKC/WUE13*	SMC_PROCHOT E1	SMC_PROCHOT
SMC_FAN_2_TACH H13	PC6/TIOCA2/WUE14*	SMC_THRMTRIP E3	SMC_THRMTRIP
SMC_FAN_3_TACH H12	PC7/TIOCB2/TCLKD/WUE15*	SMC_FWE K2	SMC_FWE
SMS_X_AXIS M11	PD0/AN8	ALS_GAIN C4	ALS_GAIN
SMS_Y_AXIS P11	PD1/AN9	SMS_INT_L D4	SMS_INT_L
SMS_Z_AXIS R11	PD2/AN10	SMC_ONOFF_L B3	SMC_ONOFF_L
SMC_ANALOG_ID N11	PD3/AN11		
SMC_NB_ISENSE P10	PD4/AN12		
SMC_MEM_ISENSE R10	PD5/AN13		
ALS_LEFT N10	PD6/AN14		
ALS_RIGHT M10	PD7/AN15		

SMC H8S2116 (4 OF 4)	
NC0	NC12
NC1	NC13
NC2	NC14
NC3	NC15
NC4	NC16
NC5	NC17
NC6	NC18
NC7	NC19
NC8	NC20
NC9	NC21
NC10	NC22
NC11	NC23



SMC

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	58 OF 97	
NONE			



SMC ALIASES, PULLUPS, AND TESTPOINTS

NO-CONNECT UNUSED PINS	DEBUG TESTPOINTS ON SELECTED INPUTS/OUTPUTS
58 SMC P20 == NC SMC P20	58 SMC SYS_KBDLED == TP_SMC_SYS_KBDLED MAKE_BASE=TRUE FUNC_TEST=TRUE
58 SMC P21 == NC SMC P21	58 SMC_P21 == TP_SMC_P21 MAKE_BASE=TRUE
58 SMC P22 == NC SMC P22	58 SMC_P22 == TP_SMC_P22 MAKE_BASE=TRUE
58 SMC P23 == NC SMC P23	58 SMC_P23 == TP_SMC_P23 MAKE_BASE=TRUE
58 SMC P26 == NC SMC P26	58 SMC_P26 == TP_SMC_P26 MAKE_BASE=TRUE
58 SMC P27 == NC SMC P27	58 SMC_P27 == TP_SMC_P27 MAKE_BASE=TRUE
58 SMC_BATT_ISET == NC SMC_BATT_ISET	58 SMC_BATT_ISET == TP_SMC_BATT_ISET MAKE_BASE=TRUE
58 SMC_BATT_VSET == NC SMC_BATT_VSET	58 SMC_BATT_VSET == TP_SMC_BATT_VSET MAKE_BASE=TRUE
58 SMC_SYS_ISET == NC SMC_SYS_ISET	58 SMC_SYS_ISET == TP_SMC_SYS_ISET MAKE_BASE=TRUE
58 SMC_SYS_VSET == NC SMC_SYS_VSET	58 SMC_SYS_VSET == TP_SMC_SYS_VSET MAKE_BASE=TRUE
58 SMC_BATT_TRICKLE_EN_L == NC SMC_BATT_TRICKLE_EN_L	58 SMC_XDP_TMS == TP_SMC_XDP_TMS MAKE_BASE=TRUE
58 SMC_BATT_CHG_EN == NC SMC_BATT_CHG_EN	58 SMC_XDP_TRST_L == TP_SMC_XDP_TRST_L MAKE_BASE=TRUE
58 SMC_ANALOG_ID == NC SMC_ANALOG_ID	58 SMC_P27 == TP_SMC_P27 MAKE_BASE=TRUE
58 ALS_GAIN == NC ALS_GAIN	58 SMC_P20 == TP_SMC_P20 MAKE_BASE=TRUE
	58 SMC_P21 == TP_SMC_P21 MAKE_BASE=TRUE
	58 SMC_P22 == TP_SMC_P22 MAKE_BASE=TRUE
	58 SMC_P23 == TP_SMC_P23 MAKE_BASE=TRUE
	58 SMC_P26 == TP_SMC_P26 MAKE_BASE=TRUE
	58 SMC_P27 == TP_SMC_P27 MAKE_BASE=TRUE
	58 SMC_BATT_ISET == TP_SMC_BATT_ISET MAKE_BASE=TRUE
	58 SMC_BATT_VSET == TP_SMC_BATT_VSET MAKE_BASE=TRUE
	58 SMC_SYS_ISET == TP_SMC_SYS_ISET MAKE_BASE=TRUE
	58 SMC_SYS_VSET == TP_SMC_SYS_VSET MAKE_BASE=TRUE
	58 SMC_BATT_TRICKLE_EN_L == TP_SMC_BATT_TRICKLE_EN_L MAKE_BASE=TRUE
	58 SMC_BATT_CHG_EN == TP_SMC_BATT_CHG_EN MAKE_BASE=TRUE
	58 SMC_ANALOG_ID == TP_SMC_ANALOG_ID MAKE_BASE=TRUE
	58 ALS_GAIN == TP_ALS_GAIN MAKE_BASE=TRUE

SMC PULL-UPS

58 SMC_ONOFF_L	R5808	10K
58 SMC_ODD_DETECT	R5829	10K
58 SMC_EXCARD_CP	R5830	10K
58 SC_RX_L	R5832	10K
58 SC_TX_L	R5833	10K
58 SMS_ONOFF_L	R5815	10K
58 SMC_TX_L	R5817	10K
58 SMC_RX_L	R5818	100K
58 SYS_ONEWIRE	R5819	10K
58 SMC_BS_ALRT_L	R5821	10K
58 SMC_TMS	R5822	10K
58 SMC_TDO	R5823	10K
58 SMC_TDI	R5824	10K
58 SMC_TCK	R5825	10K
58 SMC_BC_ACOK	R5826	10K
58 SMC_FWE	R5828	10K

SMC PULL-UPS

58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23

SMC PULL-UPS

58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23

SMC PULL-UPS

58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23

SMC PULL-UPS

58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23

SMC PULL-UPS

58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23

SMC PULL-UPS

58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23

SMC PULL-UPS

58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23
58 SMC_CPU_INIT_3_3_L	FWH_INIT_L	21 60
58 SMC_SUS_CLK	SUS_CLK_SB	23

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19780165	1	XTAL, 20.00, 80PPM, HC49, SMD, LF	Y5800	CRITICAL	

SMC & TPM SUPPORT

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7032	REV. ??
SCALE NONE	SHEET 59 OF 97	

APPLE COMPUTER INC.



LPC+ CONN

SYNC_MASTER=M38 SYNC_DATE=12/09/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7032	REV. ??
	SCALE NONE	SHT 60 OF 97	



NB THERMAL


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	61 OF 97	
NONE			



R6306-07 SHOULD BE PLACED LESS THAN 2.54MM FROM U2100
R6303 SHOULD BE PLACED LESS THAN 2.54MM FROM U6301


SPI BOOTROM
 SYNC_MASTER=M38 SYNC_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	63 OF 97	
NONE			




NOTE: ADDED TO PROTECT SMC

Fan 0, 1 & System Temp

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	65 OF	97
NONE			



Fan 2 & HD Temp

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE		SHT	OF
NONE		66	97



LAYOUT NOTE:
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM

SYNC_MASTER=M38 SYNC_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	67 OF 97	
NONE			




AUDIO CODEC
APPLE P/N 353S1345

4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP
APN: 353S1233

AUDIO: CODEC
 SYNC_MASTER=AUDIO SYNC_DATE=03/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7032	REV. ??
	SCALE NONE	SHEET 68 OF 97	




SPEAKER AMP
APPLE P/N 353S0680

GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS

AUDIO: SPEAKER AMP
SYNC_MASTER=AUDIO SYNC_DATE=03/30/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	72 OF	97
NONE			



SPEAKER CABLE CONNECTOR

APPLE P/N 5180325

CRITICAL

J7301

53261-0798

M-RT-SM

8

1

2

3

4

5

6

7

9

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12680091	12680092		C8802, C8803	FACTORY SHORTAGE
12680091	12680092		C7483, C7484	FACTORY SHORTAGE

LINE OUT JACK

APPLE P/N 514-0338

CRITICAL

J7303

OPTI-AUD-OUT-JCK-M50

F-ANG-TH

10

11

3 TYPE DET

6 TIP

2 TIP DET

4 RING

1 GND 1

5 GND 2

7 VIN

8 VCC

9 GND

12

13

MIN LINE WIDTH=0.25MM

MIN NECK WIDTH=0.2MM

AUD SPDIFOUT_GND

NC


AUDIO: CONNECTORS

SYNC_MASTER=AUDIO SYNC_DATE=03/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	73 OF	97
NONE			



JACK SENSE PULL UPS (PLACE NEXT TO CODEC)

PORT F (LI) PLUG DETECT

AUDIO GROUND RETURNS



USED PORTS
PORT A HP/LI
PORT B MIC IN
PORT C BI SPEAKERS
PORT F LI/LO

UNUSED PORTS
PORT E
PORT D

PORT F LI/LO

PORT A HP/LI


UNUSED PORT TERMINATION

PORT A/H (LO/DIG_OUT) PLUG DETECT (E TELLS H TO COME ON)

MICROPHONE IMPEDANCE MATCHING CIRCUIT

AUDIO: POWER SUPPLIES		
SYNC_MASTER=AUDIO	SYNC_DATE=03/30/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	74 OF	97
NONE			



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

NO STUFF	NO STUFF
C7500	C7590
0.0022UF	0.0022UF
10% 50V CERM 402	10% 50V CERM 402

Note 1: C7532,C7533 = 27.4 Ohm For Validating CPU Only.

*NEED TO CHANGE R7531 TO NTC ERT-J1VR103J PANASONIC

IMVP6 CPU VCore Regulator

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6 PHASE1	1.5 MM	0.25 MM
75 IMVP6 BOOT1	0.25 MM	0.25 MM
75 IMVP6 UGATE1	1.5 MM	0.25 MM
75 IMVP6 LGATE1	1.5 MM	0.25 MM
75 IMVP6 ISEN1	0.25 MM	0.25 MM
75 IMVP6 FET RC1	0.25 MM	0.25 MM
75 IMVP6 VSUM R1	0.25 MM	0.25 MM
75 R7504_1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6 PHASE2	0.25 MM	0.25 MM
75 IMVP6 BOOT2	0.25 MM	0.25 MM
75 IMVP6 UGATE2	0.25 MM	0.25 MM
75 IMVP6 LGATE2	0.25 MM	0.25 MM
75 IMVP6 ISEN2	0.25 MM	0.25 MM
75 IMVP6 FET RC2	0.25 MM	0.25 MM
75 IMVP6 VSUM R2	0.60 MM	0.25 MM
75 R7507_1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
75 IMVP6_OCSET	0.25 MM	0.20 MM
75 IMVP6_VSUM	0.25 MM	0.20 MM
75 GND_IMVP6_SGND	0.50 MM	0.20 MM
75 IMVP6_VO	0.25 MM	0.20 MM
75 IMVP6_DROOP	0.25 MM	0.20 MM
75 IMVP6_DFB	0.25 MM	0.20 MM
75 IMVP6_SOFT	0.25 MM	0.20 MM
75 IMVP6_RBIAS	0.25 MM	0.20 MM
75 IMVP6_VDIFF	0.25 MM	0.20 MM
75 IMVP6_FB2	0.25 MM	0.20 MM
75 IMVP6_FB	0.25 MM	0.20 MM
75 IMVP6_COMP	0.25 MM	0.20 MM
75 IMVP6_VW	0.25 MM	0.25 MM
75 IMVP6_RTN	0.25 MM	0.25 MM
75 IMVP6_VSEN	0.25 MM	0.25 MM

IMVP6 CPU VCore Regulator

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	75 OF	97
NONE			

PROCESSOR VCORE CURRENT SENSE
(USING 12V INPUT CURRENT TO DERIVE CPU CURRENT)



PROCESSOR VCORE CURRENT SENSE
(MEASURING DC/DC INDUCTOR DCR TO DERIVE CPU CURRENT)

SMC PWRGD PULLUP



PROCESSOR DCIN VOLTAGE SENSE
(SCALING 12V INPUT VOLTAGE TO SMC)



SYSTEM CURRENT SENSE




SYSTEM VOLTAGE SENSE
(SCALING 12V INPUT VOLTAGE TO SMC)

Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



PROCESSOR VCORE SENSE



CPU & SYSTEM SENSE CIRCUITRIES

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	76 OF	97
NONE			



PWR GOOD

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7032	REV. ??
	SCALE NONE	SHT 77 OF 97	

3.3V AND 2.5V S5 REGULATOR



3V DC/DC 2.5V

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	78 OF 97	
NONE			

1.8V AND 1.2V S3 REGULATOR

1.2V S3
M50 POWER BUDGET
YUKON=0.426A
TOTAL=0.426A

1.8V S3
M50 POWER BUDGET
NB=4.000A
DRAM=6.000A
TOTAL=10.000A



$$V_{OUT} = V_{REF} * (1 + R2/R1)$$


VREF = 0.784V MIN
0.800V TYP
0.816V MAX

1.8V & 1.2V VREG
SYNC_MASTER=MASTER SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	79 OF	97
NONE			



1.5V S0 AND 1.05V S0 RAILS

Placement Note:
KEEP C8080, R8080,
R8084 AND R8087
close to inductor



1.5V S0
M50 POWER BUDGET
CPU=0.120A
NB=8.000A
SB=2.000A
TOTAL=10.120A


1.05V S0
M50 POWER BUDGET
CPU=2.500A
NB=2.000A
SB=0.874A
TOTAL=5.374A



1.5V_S0 & 1.05V_S0 VREG

SYNC_MASTER=MASTER SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	80 OF	97
NONE			



S0 AND S3 FETS

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE








II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7032	REV. ??
	SCALE NONE	SHEET 83 OF 97	


LCD (LVDS) INTERFACE

INVERTER INTERFACE



Internal Display Conns		
SYNC_MASTER=MASTER	SYNC_DATE=MASTER	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	94 OF	97
NONE			



EXTERNAL TMSD

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7032	REV. ??
	SCALE NONE	SHEET 95 OF 97	

VGA SYNC BUFFERS




PLACE U9620 NEAR GMCH

PLACE RESISTORS AT NORTHBRIDGE



ANALOG FILTERING PLACE BY CONNECTOR




TMDS/Inverter/ExtVGA

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	96 OF	97
NONE			



DVI DDC CURRENT LIMIT DVI INTERFACE
(55mA requirement per DVI spec)

514S0128
J9710
MINI-DVI
F-ST-SM4

WHEN PART AVAILABILITY FINALIZES,
REMOVE TABLE AND OMIT ON PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514S0128	1	MINI DVI CONNECTOR, 16P, TR SHIELD, W/O RING	J9710	CRITICAL	

External Display Conns

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7032	??
SCALE	SHT	97 OF	97
NONE			