

M72-EVT

03/27/2007


1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
27		495038	ENGINEERING RELEASED	03/27/07	?

Page	(.csm)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	DEREK	03/05/2007
3	3	Power Block Diagram	MARK	03/05/2007
4	4	BOM Configuration	JAMES	03/05/2007
5	5	Revision History	JAMES	03/05/2007
6	6	Power Conn / Alias	MARK	03/05/2007
7	7	Functional / ICT Test	JAMES	03/05/2007
8	9	GROUNDING ALIASES	MARK	03/05/2007
9	10	CPU FSB	JAMES	03/05/2007
10	11	CPU Power & Ground	JAMES	03/05/2007
11	12	CPU Decoupling & VID	MARK	03/05/2007
12	13	eXtended Debug Port (XDP)	JAMES	03/05/2007
13	14	NB CPU Interface	T9_MLB_NOME	03/05/2007
14	15	NB PEG / Video Interfaces	T9_MLB_NOME	03/05/2007
15	16	NB Misc Interfaces	T9_MLB_NOME	03/05/2007
16	17	NB DDR2 Interfaces	T9_MLB_NOME	03/05/2007
17	18	NB Power 1	T9_MLB_NOME	03/05/2007
18	19	NB Power 2	T9_MLB_NOME	03/05/2007
19	20	NB Grounds	T9_MLB_NOME	03/05/2007
20	21	NB Standard Decoupling	JAMES	03/05/2007
21	22	NB Graphics Decoupling	JAMES	03/05/2007
22	23	SB Enet, Disk, FSB, LPC	DAVE	03/05/2007
23	24	SB PCI, PCIe, DMI, USB	DAVE	03/05/2007
24	25	SB Pwr Mgt, GPIO, Clink	DAVE	03/05/2007
25	26	SB Power & Ground	DAVE	03/05/2007
26	27	SB Decoupling	DAVE	03/05/2007
27	28	SB Misc	DAVE	03/05/2007
28	29	Clock (CK505)	JAMES	03/05/2007
29	30	Clock Termination	JAMES	03/05/2007
30	31	DDR2 SO-DIMM Connector A	JAMES	03/05/2007
31	32	DDR2 SO-DIMM Connector B	JAMES	03/05/2007
32	33	Memory Active Termination	JAMES	03/05/2007
33	34	PCI-E MiniCard Connector	DOUG	03/05/2007
34	37	Ethernet (Yukon)	DOUG	03/05/2007
35	38	YUKON/ULTRA SUPPORT	DOUG	03/05/2007
36	39	ETHERNET CONNECTOR	DOUG	03/05/2007
37	40	FW: 1394B CONTROLLER	DOUG	03/05/2007
38	42	FW: 1394B MISC	DOUG	03/05/2007
39	43	FIREWIRE CONNECTORS	DOUG	03/05/2007
40	44	PATA Connector	DAVE	03/05/2007
41	45	SATA Connectors	DOUG	03/05/2007
42	46	EXTERNAL USB CONNECTORS	DOUG	03/05/2007
43	47	Internal USB Connections	DOUG	03/05/2007
44	49	SMC	DAVE	03/05/2007
45	50	SMC Support	DAVE	03/05/2007

Page	(.csm)	Contents	Sync	Date
46	51	LPC+ Debug Connector	DAVE	03/05/2007
47	52	SMBUS CONNECTIONS	DAVE	03/05/2007
48	53	Current & Voltage Sensing	DAVE	03/05/2007
49	55	Thermal Sensors	DAVE	03/05/2007
50	56	HD AND OD FAN	DAVE	03/05/2007
51	57	CPU FAN	DAVE	03/05/2007
52	58	ALS Support	DAVE	03/05/2007
53	61	SPI BootROM	DAVE	03/05/2007
54	69	POWER SEQUENCING BLOCK DIAGRAM	MARK	03/05/2007
55	70	PGOOD and Power Sequencing	MARK	03/05/2007
56	71	IMVP6 CPU VCore Regulator	MARK	03/05/2007
57	72	IMVP6 3RD PHASE	MARK	03/05/2007
58	73	1.5V / 1.05V SUPPLIES	MARK	03/05/2007
59	74	1.25V / MCH CORE SUPPLIES	MARK	03/05/2007
60	75	1.8V S3 / 0.9V S0 SUPPLIES	MARK	03/05/2007
61	76	5V S5 / 3.3V S3 SUPPLIES	MARK	03/05/2007
62	77	3.3V / 2.5V POWER SUPPLIES	MARK	03/05/2007
63	78	S3 & S0 FETS	MARK	03/05/2007
64	84	MXM PCI-E & PWR	MINGJING	03/05/2007
65	85	MXM I/O	MINGJING	03/05/2007
66	90	INTERNAL DISPLAY CONNS	MINGJING	03/05/2007
67	91	Analog Video Support	MINGJING	03/05/2007
68	94	External Display Conns	MINGJING	03/05/2007
69	98	MLB: AUDIO CONNECTOR	DEREK	03/05/2007
70	100	CPU/FSB Constraints	JONATHAN	03/05/2007
71	101	NB Constraints	JONATHAN	03/05/2007
72	102	Memory Constraints	JONATHAN	03/05/2007
73	103	SB Constraints (1 of 2)	JONATHAN	03/05/2007
74	104	SB Constraints (2 of 2)	JONATHAN	03/05/2007
75	105	Clock Constraints	JONATHAN	03/05/2007
76	106	FireWire & SMC Constraints	JONATHAN	03/05/2007
77	108	M72/M78 SPECIFIC CONSTRAINTS	JONATHAN	03/05/2007
78	109	M72/M78 RULE DEFINITIONS	JONATHAN	03/05/2007
79	110	Cross Reference Page		
80	111	Cross Reference Page		
81	112	Cross Reference Page		
82	113	Cross Reference Page		
83	114	Cross Reference Page		
84	115	Cross Reference Page		
85	116	Cross Reference Page		
86	117	Cross Reference Page		
87	118	Cross Reference Page		


DRAWING
TITLE=M72
ABBREV=DRAWING
LAST_MODIFIED FOR Mar 27 11:00:09 2007

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	ENG APPD	MFG APPD		
X.XXX :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
					051-7228
					REV. 27
				SHT 1 OF 118	



System Block Diagram
 SYNC_MASTER=DEREK SYNC_DATE=1/19/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHEET		OF
NONE	2		118



Power Block Diagram

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	3		118

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8
630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6
607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA
V6	LOW_TDP
V8	HIGH_TDP

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880430	1	IC,NB,CRESTLINE,PM,CO,OS	U1400	CRITICAL	
33880427	1	IC,SB,IC8M,B1,OS	U2300	CRITICAL	
35980130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB,FAB,IO ALIGNMENT,M72	IO1	CRITICAL	
069-2046	1	M72/M78 22UF CAP INTERCHANGEABILITY	DOC1		
825-6447	1	MLB LABEL,48.0X4.8	X14	CRITICAL	
341S1892	1	IC,2K I2C EEPROM,MXM	U8570	CRITICAL	MXM_ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7229	1	PCB,SCHM,MLB,M78	SCH1		24_INCH_LCD
820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD
341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD
11480292	1	RES,5.76K,0402,18,1/16W,LF	R7117		24_INCH_LCD
13280010	1	CAP,CER,390PF,108,50V,0402	C7113		24_INCH_LCD
13280101	1	CAP,CER,0.33UF,108,6.3V,0402	C7128		24_INCH_LCD
13280131	1	CAP,CER,0.033UF,108,16V,0402	C7134		24_INCH_LCD

341T0048 = M78 EFI ROM

056-XXXX (MCO)
057-XXXX (PANEL)
(341S1904 - DEV)
(341S1905 - PVT)
(33580384 - BLNK)
(341S2066 - PROG)
(33880274 - BLNK)

056-2161 (MCO)
057-0399 (PANEL)
(341SXXXX - PVT)
(33580384 - BLNK)
(341S2069 - PROG)
(33880274 - BLNK)

051-7228	1	PCB,SCHM,MLB,M72	SCH1		20_INCH_LCD
820-2143	1	PCB,FAB,MLB,M72,HF	MLB1		20_INCH_LCD
341T0056	1	EFI ROM,M72/M78	U6100	CRITICAL	
341T0055	1	IC,SMC,M72	U4900	CRITICAL	20_INCH_LCD
11480309	1	RES,8.66K,0402,18,1/16W,LF	R7117		20_INCH_LCD
13280205	1	CAP,CER,270PF,108,50V,0402	C7113		20_INCH_LCD
13280103	1	CAP,CER,0.22UF,108,6.3V,0402	C7128		20_INCH_LCD
13280070	1	CAP,CER,0.015UF,108,16V,0402	C7134		20_INCH_LCD

33783438	1	IC,MDC,SR,E1,Q8,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU
33783436	1	IC,MDC,SR,E1,Q8,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU
33783435	1	IC,MDC,SR,E1,Q8,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU
33783461	1	IC,MDC,SR,E1,Q8,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU
33783460	1	IC,MDC,SR,E1,Q8,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33783437	33783436		CPU	CPU, 2.6G, 55W
124-0361	124-0339		C7490, C7491	CAP
37180464	37180154		D7624, D7664	DIODES

MXM_PWR_SENSE BOMOPTION CHANGE FOR PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10780070	1	RES,0-OHM,2512	R5350		PRODUCTION
11680090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION

BOM Configuration

SYNC_MASTER=JAMES SYNC_DATE=10/16/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	4	118	

8

7

6

5

4

3

2

1

PROTO REVIEW - 11/09/06

Preliminary

D

D

C

C


B

B

A

A

27	
SYNC_MASTER=JAMES	SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	5	118	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6

5


4

3

2

1

www.vinafix.vn



"S0" RAILS
ONLY ON IN RUN

"S3" RAILS
ON IN RUN AND SLEEP

"S5" RAILS
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 9100HM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	6	118	

LAYOUT NOTE: PLACE NEAR J1000

LAYOUT NOTE: PLACE NEAR U1400

LAYOUT NOTE: PLACE NEAR U3700

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

LPC CONNECTOR "S0" RAILS NO TEST

Table of testpoints for column 8, including items like FSB A L<6>, FSB ADSTB L<0>, CPU INIT L, CPU A20M L, CPU IGNE L, CPU STPCLK L, CPU INTR, CPU NMI, CPU SMI L, FSB REQ L<0>, FSB REQ L<1>, FSB REQ L<2>, FSB REQ L<3>, FSB REQ L<4>, FSB CLK CPU P, FSB CLK CPU N.

Table of testpoints for column 7, including items like FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, FSB ADSTB L<1>, FSB D L<0>, FSB DSTB L N<0>, FSB DSTB L P<0>, FSB DINV L<0>, FSB D L<16>, FSB DSTB L N<1>, FSB DSTB L P<1>, FSB DINV L<1>, FSB D L<41>, FSB DSTB L N<2>, FSB DSTB L P<2>, FSB DINV L<2>, FSB D L<59>, FSB DSTB L N<3>, FSB DSTB L P<3>, FSB DINV L<3>, FSB LOCK L, FSB CPURST L, CPU INIT L, CPU A20M L, CPU IGNE L, CPU STPCLK L, CPU INTR, CPU NMI, CPU SMI L, FSB REQ L<0>, FSB REQ L<1>, FSB REQ L<2>, FSB REQ L<3>, FSB REQ L<4>, FSB CLK NB P, FSB CLK NB N, VR PWROOD DELAY, NB RESET L, NB CLK100M PCIE P, NB CLK100M PCIE N, DMI S2N N<0>, DMI S2N P<0>, PPOV9_S3M MEM NBVREFA, PPOV9_S3M MEM NBVREFB, MEM A DQ<7>, MEM A DQ<14>, MEM A DQ<16>, MEM A DQ<25>, MEM A DQ<39>, MEM A DQ<47>, MEM A DQ<54>, MEM A DQ<59>, MEM A DOS P<0>, MEM A DOS N<0>, MEM A DOS P<1>, MEM A DOS N<1>, MEM A DOS P<2>, MEM A DOS N<2>, MEM A DOS P<3>, MEM A DOS N<3>, MEM A DOS P<4>, MEM A DOS N<4>, MEM A DOS P<5>, MEM A DOS N<5>, MEM A DOS P<6>, MEM A DOS N<6>, MEM A DOS P<7>, MEM A DOS N<7>, MEM B DQ<6>, MEM B DQ<8>, MEM B DQ<23>, MEM B DQ<25>, MEM B DQ<38>, MEM B DQ<44>, MEM B DQ<48>, MEM B DQ<62>, MEM B DOS P<0>, MEM B DOS N<0>, MEM B DOS P<1>, MEM B DOS N<1>, MEM B DOS P<2>, MEM B DOS N<2>, MEM B DOS P<3>, MEM B DOS N<3>, MEM B DOS P<4>, MEM B DOS N<4>, MEM B DOS P<5>, MEM B DOS N<5>, MEM B DOS P<6>, MEM B DOS N<6>, MEM B DOS P<7>, MEM B DOS N<7>, PEG D2R P<7>, PEG D2R N<7>, CLINK NB CLK, CLINK NB DATA.

Table of testpoints for column 6, including items like PCIE CLK100M ENET P, PCIE CLK100M ENET N, PCIE ENET R2D P, PCIE ENET R2D N, ENET RESET L, PCIE CLK100M FW P, PCIE CLK100M FW N, PCIE FW R2D P, PCIE FW R2D N, FW RESET L, PCI CLK33M SMC, SMC IRESET L, SMC RESET L, LPC AD<1>, PWRK SEQUENCING, STARTUP (BOOT/WAKE) TIMING, SHUTDOWN/SLEEP TIMING, BTW DIMMS.

Table of testpoints for column 5, including items like =PP3V3 S5 LPCPLUS, =PP5V S0 LPCPLUS, FWH INIT L, PCI CLK33M LPCPLUS, LPC AD<0>, LPC AD<1>, LPC AD<2>, LPC AD<3>, LPC FRAME L, PM CLKRUN L, BOOT LPC SPI L, SMC TMS, DEBUG RESET L, SMC TRST L, SMC TDO, SMC MD1, SMC TX L, INT SERIRQ, PM SUS_STAT L, SMC TDI, SMC TCK, SMC TEST L, SMC NMI, SMC RX L, LINDACARD GPIO, 16 TP'S, PWRK SEQUENCING, STARTUP (BOOT/WAKE) TIMING, SHUTDOWN/SLEEP TIMING.

Table of testpoints for column 4, including items like =PP3V3 S5 LPCPLUS, =PP5V S0 LPCPLUS, FWH INIT L, PCI CLK33M LPCPLUS, LPC AD<0>, LPC AD<1>, LPC AD<2>, LPC AD<3>, LPC FRAME L, PM CLKRUN L, BOOT LPC SPI L, SMC TMS, DEBUG RESET L, SMC TRST L, SMC TDO, SMC MD1, SMC TX L, INT SERIRQ, PM SUS_STAT L, SMC TDI, SMC TCK, SMC TEST L, SMC NMI, SMC RX L, LINDACARD GPIO, 16 TP'S, NB CLK100M PCIE N, FSB CLK NB N, TP NB CFG<13>, TP NB CFG<18>, NB CFG<19>, PCI REQ1 L, PCI REQ2 L, SB CLK100M DMI N, TP CK505 REF1, TP CK505 PC11 CLK, TP FW TCK, TP FW TMS, TP FW TDI, TP FW TDO, FW TRST L, TP FW SH, TP FW SE, TP FW NAND TREE, TP FW CE, SPI CE L<0>, SPI A SO R, TP NB RSVD<12>, TP NB RSVD<11>, TP NB RSVD<13>, TP NB RSVD<10>, NB CFG<3>, NB CFG<4>, NB CFG<5>, NB CFG<6>, NB CFG<7>, TP LVDS BKLT EN, ODD RST 5VTOL L, SB RTC RST L, SB CLK100M DMI P, FW RESET L, SPI SCLK, ENET CLK25M XTALI, ENET CLK25M XTALO.

Table of testpoints for column 3, including items like PP0V9 S0, PPVCORE CPU, PP1V8 S0, PP2V5 S0, PPMCH_CORE S0, PP1V05 S0, PP1V25 S0, PP3V3 S0, PP2V S0, PP1V5 S0, PP12V S3, PP1V8 S3, PP3V3 S3, PP5V S3, PM S4 STATE L, PP3V3 S5, PP5V S5, PP12V S5, 3 TP'S, 5 TP'S, NB CLK100M PCIE N, FSB CLK NB N, TP NB CFG<13>, TP NB CFG<18>, NB CFG<19>, PCI REQ1 L, PCI REQ2 L, SB CLK100M DMI N, TP CK505 REF1, TP CK505 PC11 CLK, TP FW TCK, TP FW TMS, TP FW TDI, TP FW TDO, FW TRST L, TP FW SH, TP FW SE, TP FW NAND TREE, TP FW CE, SPI CE L<0>, SPI A SO R, TP NB RSVD<12>, TP NB RSVD<11>, TP NB RSVD<13>, TP NB RSVD<10>, NB CFG<3>, NB CFG<4>, NB CFG<5>, NB CFG<6>, NB CFG<7>, TP LVDS BKLT EN, ODD RST 5VTOL L, SB RTC RST L, SB CLK100M DMI P, FW RESET L, SPI SCLK, ENET CLK25M XTALI, ENET CLK25M XTALO.

Table of testpoints for column 2, including items like TP NB NC<1>, TP NB NC<2>, TP NB NC<3>, TP NB NC<4>, TP NB NC<5>, TP LAN D2R<2>, TP CLINK WLAN DATA, TP CK505 PGMODE, TP PCI_AD_4, PCI_SERR_L, ZH500 HOLE-VIA, ZH510 HOLE-VIA, ZH520 HOLE-VIA, ZH501 HOLE-VIA, ZH511 HOLE-VIA, ZH521 HOLE-VIA, ZH502 HOLE-VIA, ZH512 HOLE-VIA, ZH522 HOLE-VIA, ZH503 HOLE-VIA, ZH513 HOLE-VIA, ZH523 HOLE-VIA, ZH504 HOLE-VIA, ZH514 HOLE-VIA, ZH524 HOLE-VIA, ZH505 HOLE-VIA, ZH515 HOLE-VIA, ZH525 HOLE-VIA, ZH506 HOLE-VIA, ZH516 HOLE-VIA, ZH526 HOLE-VIA, ZH507 HOLE-VIA, ZH517 HOLE-VIA, ZH527 HOLE-VIA, ZH508 HOLE-VIA, ZH518 HOLE-VIA, ZH528 HOLE-VIA, ZH509 HOLE-VIA, ZH519 HOLE-VIA, ZH529 HOLE-VIA.

LAYOUT NOTE: PLACE NEAR U2100

Table of testpoints for column 8, including items like SB CLK100M SATA P, SB CLK100M SATA N, IDE PDIOR L, IDE PDIORBY, IDE PDD<9>, PCIE MINI D2R P, PCIE MINI D2R N, PCIE ENET D2R P, PCIE ENET D2R N, PCIE FW D2R P, PCIE FW D2R N, DMI N2S P<0>, DMI N2S N<0>, SB CLK100M DMI P, SB CLK100M DMI N, PM SYSRST L, PM CLKRUN L, SB CLK14P3M TIMER, SB CLK48M USBCTRL, PCI CLK33M SB, SB RTC RST L, SATA A D2R P, SATA A D2R N, LPC AD<1>, USB_CAMERA_P, USB_CAMERA_N, USB_IR_P, USB_IR_N, USB_BT_P, USB_BT_N, SPI_SCLK_R, SPI_SO, CLINK_NB_CLK, CLINK_NB_DATA.

Table of testpoints for column 7, including items like SB CLK100M SATA P, SB CLK100M SATA N, IDE PDIOR L, IDE PDIORBY, IDE PDD<9>, PCIE MINI D2R P, PCIE MINI D2R N, PCIE ENET D2R P, PCIE ENET D2R N, PCIE FW D2R P, PCIE FW D2R N, DMI N2S P<0>, DMI N2S N<0>, SB CLK100M DMI P, SB CLK100M DMI N, PM SYSRST L, PM CLKRUN L, SB CLK14P3M TIMER, SB CLK48M USBCTRL, PCI CLK33M SB, SB RTC RST L, SATA A D2R P, SATA A D2R N, LPC AD<1>, USB_CAMERA_P, USB_CAMERA_N, USB_IR_P, USB_IR_N, USB_BT_P, USB_BT_N, SPI_SCLK_R, SPI_SO, CLINK_NB_CLK, CLINK_NB_DATA.


Table of testpoints for column 6, including items like MEM A DQ<7>, MEM A DQ<14>, MEM A DQ<16>, MEM A DQ<25>, MEM A DQ<39>, MEM A DQ<47>, MEM A DQ<54>, MEM A DQ<59>, MEM A DOS P<0>, MEM A DOS N<0>, MEM A DOS P<1>, MEM A DOS N<1>, MEM A DOS P<2>, MEM A DOS N<2>, MEM A DOS P<3>, MEM A DOS N<3>, MEM A DOS P<4>, MEM A DOS N<4>, MEM A DOS P<5>, MEM A DOS N<5>, MEM A DOS P<6>, MEM A DOS N<6>, MEM A DOS P<7>, MEM A DOS N<7>, MEM B DQ<6>, MEM B DQ<8>, MEM B DQ<23>, MEM B DQ<25>, MEM B DQ<38>, MEM B DQ<44>, MEM B DQ<48>, MEM B DQ<62>, MEM B DOS P<0>, MEM B DOS N<0>, MEM B DOS P<1>, MEM B DOS N<1>, MEM B DOS P<2>, MEM B DOS N<2>, MEM B DOS P<3>, MEM B DOS N<3>, MEM B DOS P<4>, MEM B DOS N<4>, MEM B DOS P<5>, MEM B DOS N<5>, MEM B DOS P<6>, MEM B DOS N<6>, MEM B DOS P<7>, MEM B DOS N<7>, PEG D2R P<7>, PEG D2R N<7>, CLINK_NB_CLK, CLINK_NB_DATA.

Table of testpoints for column 5, including items like MEM A DQ<7>, MEM A DQ<14>, MEM A DQ<16>, MEM A DQ<25>, MEM A DQ<39>, MEM A DQ<47>, MEM A DQ<54>, MEM A DQ<59>, MEM A DOS P<0>, MEM A DOS N<0>, MEM A DOS P<1>, MEM A DOS N<1>, MEM A DOS P<2>, MEM A DOS N<2>, MEM A DOS P<3>, MEM A DOS N<3>, MEM A DOS P<4>, MEM A DOS N<4>, MEM A DOS P<5>, MEM A DOS N<5>, MEM A DOS P<6>, MEM A DOS N<6>, MEM A DOS P<7>, MEM A DOS N<7>, MEM B DQ<6>, MEM B DQ<8>, MEM B DQ<23>, MEM B DQ<25>, MEM B DQ<38>, MEM B DQ<44>, MEM B DQ<48>, MEM B DQ<62>, MEM B DOS P<0>, MEM B DOS N<0>, MEM B DOS P<1>, MEM B DOS N<1>, MEM B DOS P<2>, MEM B DOS N<2>, MEM B DOS P<3>, MEM B DOS N<3>, MEM B DOS P<4>, MEM B DOS N<4>, MEM B DOS P<5>, MEM B DOS N<5>, MEM B DOS P<6>, MEM B DOS N<6>, MEM B DOS P<7>, MEM B DOS N<7>, PEG D2R P<7>, PEG D2R N<7>, CLINK_NB_CLK, CLINK_NB_DATA.

Table of testpoints for column 4, including items like PM SUS_STAT L, PM SLP S3 L, PM S4 STATE L, ALL SYS PWROD, CPU PWROD, NB CLK100M PCIE N, FSB CLK NB N, TP NB CFG<13>, TP NB CFG<18>, NB CFG<19>, PCI REQ1 L, PCI REQ2 L, SB CLK100M DMI N, TP CK505 REF1, TP CK505 PC11 CLK, TP FW TCK, TP FW TMS, TP FW TDI, TP FW TDO, FW TRST L, TP FW SH, TP FW SE, TP FW NAND TREE, TP FW CE, SPI CE L<0>, SPI A SO R, TP NB RSVD<12>, TP NB RSVD<11>, TP NB RSVD<13>, TP NB RSVD<10>, NB CFG<3>, NB CFG<4>, NB CFG<5>, NB CFG<6>, NB CFG<7>, TP LVDS BKLT EN, ODD RST 5VTOL L, SB RTC RST L, SB CLK100M DMI P, FW RESET L, SPI SCLK, ENET CLK25M XTALI, ENET CLK25M XTALO.

Table of testpoints for column 3, including items like PP0V9 S0, PPVCORE CPU, PP1V8 S0, PP2V5 S0, PPMCH_CORE S0, PP1V05 S0, PP1V25 S0, PP3V3 S0, PP2V S0, PP1V5 S0, PP12V S3, PP1V8 S3, PP3V3 S3, PP5V S3, PM S4 STATE L, PP3V3 S5, PP5V S5, PP12V S5, 3 TP'S, 5 TP'S, NB CLK100M PCIE N, FSB CLK NB N, TP NB CFG<13>, TP NB CFG<18>, NB CFG<19>, PCI REQ1 L, PCI REQ2 L, SB CLK100M DMI N, TP CK505 REF1, TP CK505 PC11 CLK, TP FW TCK, TP FW TMS, TP FW TDI, TP FW TDO, FW TRST L, TP FW SH, TP FW SE, TP FW NAND TREE, TP FW CE, SPI CE L<0>, SPI A SO R, TP NB RSVD<12>, TP NB RSVD<11>, TP NB RSVD<13>, TP NB RSVD<10>, NB CFG<3>, NB CFG<4>, NB CFG<5>, NB CFG<6>, NB CFG<7>, TP LVDS BKLT EN, ODD RST 5VTOL L, SB RTC RST L, SB CLK100M DMI P, FW RESET L, SPI SCLK, ENET CLK25M XTALI, ENET CLK25M XTALO.

Table of testpoints for column 2, including items like TP NB NC<1>, TP NB NC<2>, TP NB NC<3>, TP NB NC<4>, TP NB NC<5>, TP LAN D2R<2>, TP CLINK WLAN DATA, TP CK505 PGMODE, TP PCI_AD_4, PCI_SERR_L, ZH500 HOLE-VIA, ZH510 HOLE-VIA, ZH520 HOLE-VIA, ZH501 HOLE-VIA, ZH511 HOLE-VIA, ZH521 HOLE-VIA, ZH502 HOLE-VIA, ZH512 HOLE-VIA, ZH522 HOLE-VIA, ZH503 HOLE-VIA, ZH513 HOLE-VIA, ZH523 HOLE-VIA, ZH504 HOLE-VIA, ZH514 HOLE-VIA, ZH524 HOLE-VIA, ZH505 HOLE-VIA, ZH515 HOLE-VIA, ZH525 HOLE-VIA, ZH506 HOLE-VIA, ZH516 HOLE-VIA, ZH526 HOLE-VIA, ZH507 HOLE-VIA, ZH517 HOLE-VIA, ZH527 HOLE-VIA, ZH508 HOLE-VIA, ZH518 HOLE-VIA, ZH528 HOLE-VIA, ZH509 HOLE-VIA, ZH519 HOLE-VIA, ZH529 HOLE-VIA.



Functional / ICT Test
SYNC_MASTER=JAMES SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
DRAWING NUMBER: 051-7228
REV: 27
SCALE: NONE
SHT: 7 OF 118

8

7

6

5

4

3



2

1


GND RAILS



CHASSIS GND




NOTE:
PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



Preliminary

GROUNDING ALIASES	
SYNC_MASTER=MARK	SYNC_DATE=(10/02/2006)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 27
	SCALE NONE	SHT 9	OF 118

8

7

6


5

4

3

2

1



LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU FSB


SYNC_MASTER=JAMES SYNC_DATE=11/09/96

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 10 OF 118		



(CPU CORE POWER)
=PPV CORE S0 CPU 6 11 12 53
44 A (SV Design Target)
41 A (SV HFM)
30.4 A (SV LFM)
23 A (LV Design Target)

(CPU IO POWER 1.05V)
=PP1V05 S0 CPU 6 10 12 13 50
4500 mA (before VCC stable)
2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)
=PP1V5 S0 CPU 6 12
130 mA

VID0 AD6 CPU VID<0> 12 100
VID1 AF5 CPU VID<1> 12 100
VID2 AB5 CPU VID<2> 12 100
VID3 AE4 CPU VID<3> 12 100
VID4 AE3 CPU VID<4> 12 100
VID5 AF7 CPU VID<5> 12 100
VID6 AE2 CPU VID<6> 12 100

R1100
100
15
1/16W
MF-LP
2 402

LAYOUT NOTE:
PLACE R1100 AND R1101 WITHIN
1 INCH OF CPU, NO STUBS

R1101
100
15
1/16W
MF-LP
2 402

LAYOUT NOTE:
PROVIDE A TEST POINT (WITH NO STUB)
TO CONNECT A DIFFERENTIAL PROBE
BETWEEN VCCSENSE AND VSSSENSE

LAYOUT NOTE:
CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
Z0=27.4 OHM DIFFERENTIAL TRACE ROUTING.

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU Power & Ground

SYNC_MASTER=JAMES SYNC_DATE=11/09/06

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	11		118


CPU VCORE HF AND BULK DECOUPLING
6X 220UF, 32X 22UF 0805

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE



LAYOUT NOTE:
PLACE ON BOTTOMSIDE


CPU VCORE VID CONNECTIONS

Resistors to allow for override of CPU VID
Will probably be removed before production



VCCA (CPU AVdd) DECOUPLING


1x 10uF, 1x 0.01uF



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING

1X 330UF, 6X 0.1UF 0402



LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=MARK SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	12		118

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.




Direction of XDP module

Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (XDP)
SYNC_MASTER=T9_MLB_NONE SYNC_DATE=11/06/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	13		118



NB CPU Interface
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	14		

LVDS Disable
 Can leave all signals NC if LVDS is not implemented.
 Tie VCC_TX_LVDS and VCCA_LVDS to GND.
 If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC
 Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.




TV-Out Disable / CRT Enable
 Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
 Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
 Can tie the following rails to GND:
 VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.


NOTE: Must keep VCCD_TVVDAC powered and filtered at all times!

Internal Graphics Disable
 Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
 Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
 Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
 Tie VCCA_DPLL and VCCA_DPLL to VCC (VCore).
 Tie VCC_AXG and VCC_AXG_NCTF to GND.
 Leave GFX_VID<3..0> and GFX_VR_EN as NC.



NB PEG / Video Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 15 OF 118		
NONE			



NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent Low = Only SDVO or PCIe x16

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation


NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access

NB Misc Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=01/21/2007


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHEET		OF
NONE	16		118



NB DDR2 Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT OF		REV.
NONE	17 OF 118		



Current numbers from Crestline EDS, doc #21749.

NB Power 1		
SYNC_MASTER=T9_MLB	SYNC_DATE=10/30/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	18	118	



PROTECTED

NB Power 2

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	19	118	

Current numbers from Crestline EDS, doc #21749.



U1400 CRESTLINE (9 OF 10)

VSS1	AM24
VSS2	AM29
VSS3	AM32
VSS4	AM35
VSS5	AM7
VSS6	AY10
VSS7	AY24
VSS8	AY37
VSS9	AY42
VSS10	AY43
VSS11	AY45
VSS12	AY47
VSS13	AY50
VSS14	B10
VSS15	B20
VSS16	B24
VSS17	B29
VSS18	B30
VSS19	B35
VSS20	B38
VSS21	B43
VSS22	B46
VSS23	B5
VSS24	B8
VSS25	BA1
VSS26	BA17
VSS27	BA18
VSS28	BA2
VSS29	BA24
VSS30	BA25
VSS31	BA25
VSS32	BA40
VSS33	BA44
VSS34	BA49
VSS35	BB8
VSS36	BC16
VSS37	BC24
VSS38	BC25
VSS39	BC26
VSS40	BC40
VSS41	BC51
VSS42	BD13
VSS43	BD2
VSS44	BD28
VSS45	BD45
VSS46	BD48
VSS47	BD5
VSS48	BE1
VSS49	BE19
VSS50	BE23
VSS51	BE30
VSS52	BE42
VSS53	BE51
VSS54	BE8
VSS55	BF12
VSS56	BF16
VSS57	BF36
VSS58	BG19
VSS59	BG2
VSS60	BG24
VSS61	BG29
VSS62	BG39
VSS63	BG48
VSS64	BG5
VSS65	BG51
VSS66	BH17
VSS67	BH30
VSS68	BH44
VSS69	BH46
VSS70	BH8
VSS71	BJ21
VSS72	BJ13
VSS73	BJ38
VSS74	BK4
VSS75	BJ42
VSS76	BK46
VSS77	BK15
VSS78	BK17
VSS79	BK25
VSS80	BK29
VSS81	BK36
VSS82	BK40
VSS83	BK44
VSS84	BK6
VSS85	BK8
VSS86	BL11
VSS87	BL13
VSS88	BL19
VSS89	BL22
VSS90	BL37
VSS91	BL47
VSS92	C12
VSS93	C16
VSS94	C19
VSS95	C28
VSS96	C29
VSS97	C33
VSS98	C36
VSS99	C41

U1400 CRESTLINE (10 OF 10)

VSS199	W11
VSS200	W39
VSS201	W43
VSS202	W47
VSS203	W5
VSS204	W7
VSS205	Y12
VSS206	Y2
VSS207	Y41
VSS208	Y45
VSS209	Y49
VSS210	Y5
VSS211	Y50
VSS212	Y11
VSS213	P29
VSS214	T29
VSS215	T31
VSS216	T33
VSS217	R28
VSS218	AA32
VSS219	AB32
VSS220	AD32
VSS221	AF28
VSS222	AF29
VSS223	AT27
VSS224	AV25
VSS225	B50
VSS226	
VSS227	
VSS228	
VSS229	
VSS230	
VSS231	
VSS232	
VSS233	
VSS234	
VSS235	
VSS236	
VSS237	
VSS238	
VSS239	
VSS240	
VSS241	
VSS242	
VSS243	
VSS245	
VSS246	
VSS247	
VSS248	
VSS249	
VSS250	
VSS251	
VSS252	
VSS253	
VSS254	
VSS255	
VSS256	
VSS257	
VSS258	
VSS259	
VSS260	
VSS261	
VSS262	
VSS263	
VSS264	
VSS265	
VSS266	
VSS267	
VSS268	
VSS269	
VSS270	
VSS271	
VSS272	
VSS273	
VSS274	
VSS275	
VSS276	
VSS277	
VSS278	
VSS279	
VSS280	
VSS281	
VSS282	
VSS283	
VSS284	
VSS285	
VSS286	

Crestline Thermal Diode Pins

Mainly for investigation. If not used, alias these nets directly to GND.

TDE_SENSE	VSS302	T29	=NB_TDE_SENSE	55
TDE_FORCE	VSS303	T31	=NB_TDE_FORCE	55
TDB_FORCE	VSS304	T33	=NB_TDB_FORCE	55
TDB_SENSE	VSS305	R28	=NB_TDB_SENSE	55

NOTE: TDE = _P

NOTE: TDB = _N

NB Grounds

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	20		



NB Standard Decoupling
 SYNC_MASTER=JAMES SYNC_DATE=11/03/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHEET	OF	
NONE	21	118	

Current numbers from Crestline EDS, doc #21749.

NOTE:
SANTA ROSA DESIGN GUIDE REV 1.5
P. 227-228 TABLE 95



NOTE:
SANTA ROSA DESIGN GUIDE REV 1.5
P. 227-228 TABLE 95

15	LVDS_BKLT_CTL	TP LVDS_BKLT_CTL
15	LVDS_BKLT_EN	TRUE TP LVDS_BKLT_EN
15	LVDS_CTRL_CLK	TRUE
15	LVDS_CTRL_DATA	
15	LVDS_DDC_CLK	
15	LVDS_DDC_DATA	
15	LVDS_VDD_EN	TRUE TP LVDS_VDD_EN
15	LVDS_IBG	TP LVDS_IBG
15	LVDS_VREFH	TRUE TP LVDS_VREFH
15	LVDS_VREFL	TRUE TP LVDS_VREFL
15	LVDS_A_CLK_N	TRUE TP LVDS_A_CLK_N
15	LVDS_A_CLK_P	TRUE TP LVDS_A_CLK_P
15	LVDS_B_CLK_N	TRUE TP LVDS_B_CLK_N
15	LVDS_B_CLK_P	TRUE TP LVDS_B_CLK_P
15	LVDS_A_DATA_N<0>	TRUE TP LVDS_A_DATA_N<0>
15	LVDS_A_DATA_N<1>	TRUE TP LVDS_A_DATA_N<1>
15	LVDS_A_DATA_N<2>	TRUE TP LVDS_A_DATA_N<2>
15	LVDS_A_DATA_P<0>	TRUE TP LVDS_A_DATA_P<0>
15	LVDS_A_DATA_P<1>	TRUE TP LVDS_A_DATA_P<1>
15	LVDS_A_DATA_P<2>	TRUE TP LVDS_A_DATA_P<2>
15	LVDS_B_DATA_N<0>	TRUE TP LVDS_B_DATA_N<0>
15	LVDS_B_DATA_N<1>	TRUE TP LVDS_B_DATA_N<1>
15	LVDS_B_DATA_N<2>	TRUE TP LVDS_B_DATA_N<2>
15	LVDS_B_DATA_P<0>	TRUE TP LVDS_B_DATA_P<0>
15	LVDS_B_DATA_P<1>	TRUE TP LVDS_B_DATA_P<1>
15	LVDS_B_DATA_P<2>	TRUE TP LVDS_B_DATA_P<2>
15	=TV_A_DAC	
15	=TV_B_DAC	
15	=TV_C_DAC	
15	=TV_A_RTN	
15	=TV_B_RTN	
15	=TV_C_RTN	
15	TV_DCONSEL<0>	
15	TV_DCONSEL<1>	
15	=CRT_BLUE	
15	=CRT_BLUE_L	
15	=CRT_GREEN	
15	=CRT_GREEN_L	
15	=CRT_RED	
15	=CRT_RED_L	
15	CRT_DDC_CLK	
15	CRT_DDC_DATA	
15	=CRT_HSYNC_R	
15	=CRT_TVO_IREF	
15	=CRT_VSYNC_R	
16	=NB_CLK96M_DOT_P	
16	=NB_CLK96M_DOT_N	
16	=NB_CLK100M_DPLLSS_P	
16	=NB_CLK100M_DPLLSS_N	
16	SDVO_CTRLCLK	
16	SDVO_CTRLDATA	
16	GFX_VID<1>	TRUE TP GFX_VID<1>
16	GFX_VID<2>	TRUE TP GFX_VID<2>
16	GFX_VID<3>	TRUE TP GFX_VID<3>
16	GFX_VID<4>	TRUE TP GFX_VID<4>
16	=GFX_VR_EN	TRUE TP GFX_VR_EN




16 =NB_CLINK_MPWROK == TRUE VR_PWRGOOD_DELAY 7 16 70 71

VCCD_TVDAC ALSO POWERS INTERNAL THERMAL SENSORS.



NB Graphics Decoupling
 SYNC_MASTER=JAMES SYNC_DATE=10/16/06
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	22		



HDA	
HDA_BIT_CLK	24.000MHz CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
ACE_SYNC	INTEGRATED PD


SB Enet, Disk, FSB, LPC
 SYNC_MASTER=TP_MLB_NONE SYNC_DATE=03/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	23		118





NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT

I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = H
SPI_CS# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)



Provide a pull-down on this GPIO if not used.

SB PCI, PCIe, DMI, USB


SYNC_MASTER=T9_MLB_NONE SYNC_DATE=03/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	NONE	SHT	24 OF 118




SB Pwr Mgt, GPIO, Clink
 SYNC_MASTER=TP_MLB_NOME SYNC_DATE=03/22/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	NONE	SHT	25 OF 118

NOTE: ICH CLPWROK input must be PWROK signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION
 PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

Test access required for XOR chain testing.




Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

NOTE:
VccHDA and VccSusHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.

SB Power & Ground
 SYNC_MASTER=T9_MLB_NONE SYNC_DATE=03/22/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7228	27
SCALE	SHT	OF
NONE	26	118



SB Decoupling

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	DRAWING NUMBER		REV.
	D 051-7228		27
SCALE		SHT	OF
NONE		27	118

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


RTC Power Sources




SB RTC Crystal



CPU VCORE FORCEPSI UNUSED




VRMPWRGD INVERTER



Platform Reset Connections


Unbuffered




UNUSED PCI BUS

- PCI AD<0> MAKE_BASE=TRUE TP PCI AD 0
- PCI AD<1> MAKE_BASE=TRUE TP PCI AD 1
- PCI AD<2> MAKE_BASE=TRUE TP PCI AD 2
- PCI AD<3> MAKE_BASE=TRUE TP PCI AD 3
- PCI AD<4> MAKE_BASE=TRUE TP PCI AD 4 NO_TEST=TRUE
- PCI AD<5> MAKE_BASE=TRUE TP PCI AD 5
- PCI AD<6> MAKE_BASE=TRUE TP PCI AD 6
- PCI AD<7> MAKE_BASE=TRUE TP PCI AD 7
- PCI AD<8> MAKE_BASE=TRUE TP PCI AD 8
- PCI AD<9> MAKE_BASE=TRUE TP PCI AD 9
- PCI AD<10> MAKE_BASE=TRUE TP PCI AD 10
- PCI AD<11> MAKE_BASE=TRUE TP PCI AD 11
- PCI AD<12> MAKE_BASE=TRUE TP PCI AD 12
- PCI AD<13> MAKE_BASE=TRUE TP PCI AD 13
- PCI AD<14> MAKE_BASE=TRUE TP PCI AD 14
- PCI AD<15> MAKE_BASE=TRUE TP PCI AD 15
- PCI AD<16> MAKE_BASE=TRUE TP PCI AD 16
- PCI AD<17> MAKE_BASE=TRUE TP PCI AD 17
- PCI AD<18> MAKE_BASE=TRUE TP PCI AD 18
- PCI AD<19> MAKE_BASE=TRUE TP PCI AD 19
- PCI AD<20> MAKE_BASE=TRUE TP PCI AD 20
- PCI AD<21> MAKE_BASE=TRUE TP PCI AD 21
- PCI AD<22> MAKE_BASE=TRUE TP PCI AD 22
- PCI AD<23> MAKE_BASE=TRUE TP PCI AD 23
- PCI AD<24> MAKE_BASE=TRUE TP PCI AD 24
- PCI AD<25> MAKE_BASE=TRUE TP PCI AD 25
- PCI AD<26> MAKE_BASE=TRUE TP PCI AD 26
- PCI AD<27> MAKE_BASE=TRUE TP PCI AD 27
- PCI AD<28> MAKE_BASE=TRUE TP PCI AD 28
- PCI AD<29> MAKE_BASE=TRUE TP PCI AD 29
- PCI AD<30> MAKE_BASE=TRUE TP PCI AD 30
- PCI AD<31> MAKE_BASE=TRUE TP PCI AD 31
- PCI C BE L<0> MAKE_BASE=TRUE TP PCI C BE L 0
- PCI C BE L<1> MAKE_BASE=TRUE TP PCI C BE L 1
- PCI C BE L<2> MAKE_BASE=TRUE TP PCI C BE L 2
- PCI C BE L<3> MAKE_BASE=TRUE TP PCI C BE L 3
- PCI_RST_L MAKE_BASE=TRUE TP PCI_RST_L
- PCI_PAR MAKE_BASE=TRUE TP_PCI_PAR

RE-PURPOSED GPIOs



UNUSED GPIOs




SB Misc

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	28		



NEED TO CHECK CAP VALUE



PGMODE for CK410M compatibility
Pull-down with 475-ohm resistor.
Internal pull-up for CK505 mode.
CK505: Pin 2 = CKPWRGD/PD#
CK410: Pin 2 = VTT_PWRGD#/PD

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > Spare 14.318MHz

NOTE:
SYNCED FROM T9_MLB_NOME
ADDED 475-OHM RESISTOR TO NB_CLKREQ_L PER INTEL
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

Clock (CK505)

SYNC_MASTER=JAMES SYNC_DATE=11/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	29		

CLK Termination


(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

CK505 Configuration Straps

FCT_SEL (GFX clock select)




FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.




CLKREQ Controls

Silego SL8LP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



Unused Clocks



Clock Termination

SYNC_MASTER=JAMES SYNC_DATE=10/18/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	30		


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=JAMES SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	31	118	

Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)




DDR2 SO-DIMM Connector B
 SYNC_MASTER=JAMES SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	32	118	

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination
 SYNC_MASTER=JAMES SYNC_DATE=12/04/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT OF		
NONE	33 OF		118



3.3V S3 CURRENT	D0-D7 D3HOT	D3COLD
MAX CONT.	1100MA	250MA
MAX PEAK	2750MA	2750MA
1.5V CURRENT	375MA	N/A
MAX CONT.	500MA	N/A
MAX PEAK		

NOTE: CURRENT DATA PER 5/16/2005 PCIE MINI CEM ECN

STANDOFF FOR J3400



CLINK_WLAN_CLK == TP_CLINK_WLAN_CLK MAKE_BASE=TRUE 25
 CLINK_WLAN_DATA == TP_CLINK_WLAN_DATA MAKE_BASE=TRUE 25 28
 CLINK_WLAN_RESET_L == TP_CLINK_WLAN_RESET_L MAKE_BASE=TRUE 25

PCI-E MiniCard Connector
 SYNC_MASTER=DOUG SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	34		118

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V9R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBLE (See note by pin)


BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

Yukon EC	Yukon Ultra
No link: 171 mA	No link: 130 mA
10 Mbps: 179 mA	10 Mbps: 130 mA
100 Mbps: 203 mA	100 Mbps: 150 mA
1000 Mbps: 426 mA	1000 Mbps: 290 mA

Yukon EC	Yukon Ultra
No link: 4 mA	No link: 60 mA
10 Mbps: 4 mA	10 Mbps: 70 mA
100 Mbps: 4 mA	100 Mbps: 70 mA
1000 Mbps: 4 mA	1000 Mbps: 80 mA

Yukon EC (2.5V)	Yukon Ultra (1.8V)	PP1V9R2V5_ENET_PHY AVDD (EC:2.5V)
No link: 82 mA	No link: 0 mA	
10 Mbps: 108 mA	10 Mbps: 30 mA	
100 Mbps: 126 mA	100 Mbps: 40 mA	
1000 Mbps: 218 mA	1000 Mbps: 150 mA	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCV8, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, 808	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8058, GIGABIT ENET XCV8, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EPROM, SERIAL IIC, 8KBIT, 808	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 18, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:


- ALIAS =YUKON_EC_PP2V5_ENET TO PP1V9R2V5_ENET_PHY_AVDD, ADD 1X 0.1UF AND 1X 0.001UF CAPS
- USE 0-OHM RESISTORS OR VARIABLE SUPPLY TO PROVIDE 1.8V OR 2.5V TO =PP1V9R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)
 SYNC_MASTER=DOUG SYNC_DATE=11/08/2006


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	37		


YUKON 1.9/2.5 RAIL SUPPLY



YUKON EC / YUKON ULTRA SUPPORT



YUKON 1.2 RAIL SUPPLY




YUKON T9 ALIASES

- TP_YUKON_CTRL18 = ENET_CTRL19R25
- TP_YUKON_CTRL12 = ENET_CTRL12
- =ENET_VMAIN_AVLBL = =PP3V3_S0_ENET

YUKON/ULTRA SUPPORT
 SYNC_MASTER=DOUG SYNC_DATE=(10/02/2006)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 38 OF 118		
NONE			



ETHERNET CONNECTOR

SYNC_MASTER=DOUG SYNC_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	39	118	



LAYOUT NOTE: PLACE C4010, C4011 CLOSE TO SOUTHBRIDGE(U2300)

LAYOUT NOTE: PLACE C4020, C4021 CLOSE TO FW643(U4000)

LAYOUT NOTE: PLACE Y4000 WITHIN 1.27CM OF XO/XI PINS

FW: 1394B CONTROLLER
 SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 40 OF 118		
NONE			


D

C


B

A


FW643 1.0V GENERATION




1394 PHY DATA/STROBE OPTIONS



FW643 DECOUPLING



FW 3.3V FILTERING




FW PCIE ALIASES

24	TP_PCIE_FW_R2D_C_N	==	PCIE_FW_R2D_C_N	40	104
			MAKE_BASE=TRUE		
24	TP_PCIE_FW_R2D_C_P	==	PCIE_FW_R2D_C_P	40	104
			MAKE_BASE=TRUE		
104	7	PCIE_FW_D2R_N	==	TP_PCIE_FW_D2R_N	24
			MAKE_BASE=TRUE		
104	7	PCIE_FW_D2R_P	==	TP_PCIE_FW_D2R_P	24
			MAKE_BASE=TRUE		

FW: 1394B MISC
 SYNC_MASTER=DOUG SYNC_DATE=10/10/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	42	118	



Termination
Place close to FireWire PHY

3rd TPA/TPB pair unused

ESD Rail

[LATE VG NOTES]
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

"Snapback" & "Late VG" Protection

"Snapback" & "Late VG" Protection

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300,FL408	ORIGINAL TOKO CHOKE

FIREWIRE CONNECTORS

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE NONE SHEET 43 OF 118

DRAWING NUMBER 051-7228 REV. 27

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

IDE (ODD) Connector



PATA Connector

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	44		118

8

7

6


5

4

3

2

1



SATA Connectors

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	45		118

USB/SMC DEBUG MUX



UNUSED EXTERNAL USB PORT(S)

103 24 USB_EXTD_N == TP USB_EXTD_N
 SB HAS INTERNAL 15K PULL-DOWNS MAKE_BASE=TRUE
 103 24 USB_EXTD_P == TP USB_EXTD_P
 MAKE_BASE=TRUE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15580232	15580289		ALL	ORIGINAL TOKO CHOKE

EXTERNAL USB CONNECTORS


SYNC_MASTER=DOUG SYNC_DATE=12/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	46	118	

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


M13D (Bluetooth) Connector



CAMERA CONNECTOR



UNUSED INTERNAL USB PORTS



Internal USB Connections




SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	47		118

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC
 SYNC_MASTER=T9_MLB_NOME SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	NONE	SHT	49 OF 118


SMC Reset Button / Brownout Detect



SILK_PART=SMC RESET


POWER BUTTON

SILK_PART=PWR BTN




SILK_PART=SYS POWER

SMC Crystal Circuit




SMC AVREF Supply



ILED = 20 mA
 IREF = 5 mA @ 12V
 VBASE = VMAX LED = 4V*2 = 8
 BETA APPROX 150
 VBESAT APPROX 0.75 V

SYSTEM (SLEEP) LED CIRCUITS



CURRENT MIRROR SUPPORTS UP TO 2 LEDS @ 12V
 BOOST CIRCUIT UP TO 3 LEDS ON LGP


UNUSED TP/NC ALIASES

- SMC_BATT_ISET
- SMC_SYS_ISET
- SMC_BATT_VSET
- SMC_SYS_VSET
- SMC_BATT_TRICKLE_EN_L
- SMC_BATT_CHG_EN
- SMS_X_AXIS
- SMS_Y_AXIS
- SMS_Z_AXIS
- ALS_GAIN
- ALS_LEFT
- SMC_P14
- SMC_P20
- SMC_P21
- SMC_P22
- SMC_P23
- SMC_P26
- SMC_P27
- SMC_P43
- SMC_P44
- SMC_P45
- SMC_P62
- SMC_P63
- SMC_P64
- SMC_P81
- SMC_PFO
- SMC_FF1
- SMC_FAN_3_CTL
- SMC_FAN_3_TACH
- SMC_PM_G2_EN
- SMC_ADAPTER_EN
- SMC_SYS_KBDLED
- SMC_EXCARD_PWR_EN
- SMC_RSTGATE_L
- SMS_ONOFF_L
- SMC_P46

UNUSED SENSORS


- SMC_NB_IV8_ISENSE
- SMC_NB_CORE_ISENSE
- SMC_DCIN_ISENSE
- SMC_PBUS_VSENSE
- SMC_BATT_ISENSE
- SMC_NB_IV25_ISENSE

SMC FSB to 3.3V Level Shifting



MISC. SIGNAL ALIASES

- _SMC_ANALOG_ID
- SMC_SUS_CLK
- PM_LAN_PWRGD




SILK_PART=SIL

J5050

53398-0276

M-ST-SM

CRITICAL



SMC Support

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	50		

D

D

C

C

B



B

A

A

LPC+ Connector

FWH_INIT_L Generation



LPC+ Debug Connector

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=03/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT OF		
NONE	51 OF 118		


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




SMC "B" SMBus Connections




UNUSED SMC "BATTERY A" SMBUS CONNECTIONS



UNUSED SMC "MANAGEMENT" SMBUS CONNECTIONS







UNUSED ICH8-M ME SMBUS CONNECTIONS




SMBUS CONNECTIONS	
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	52	118	



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



M78 SET FOR APPROX 3V AT 5A ON PWRSRC
 MXM-HE CAN GO TO 16A, BUT M78
 CARDS TARGET MAX 55W AT 12V

SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	


SCALE	COUNT
1.3289 A/V	.004286786 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480264	1	RES, 3.01K, 1%, 402	R5351	20_INCH_LCD
11480254	1	RES, 2.43K, 1%, 402	R5351	24_INCH_LCD


Current & Voltage Sensing
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	REV.
NONE	53	118	


AMBIENT TEMP SENSOR



CPU T-Diode Thermal Sensor




UNUSED NB THERMAL SENSORS



REMOTE THERMAL SENSORS (HEATSINKS AND DISKS)

PLACE ALL CAPS NEAR U5500

PLACE DISK SENSOR CONNS BOTTOM SIDE




TO HELP POWER DELIVERY 74 73 7 6 PPMC CORE S0

PLACE ALL SHORTS AS CLOSE TO U5500 AS POSSIBLE
ROUTE DIODE SIGNALS AS DIFF PAIRS


Thermal Sensors		
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	55	118	



HD AND OD FAN
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 56 OF 118		
NONE			



CPU FAN

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT OF		
NONE	57 OF		118



Preliminary

ALS Support


SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	58		118



Preiminary

SPI BootROM

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=03/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	61		118

8

7

6

5

4



3

2

1



D

D




C

C



B

B



A

A

POWER SEQUENCING BLOCK DIAGRAM

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	69		118

8

7

6


5

4

3

2

1



PGOOD and Power Sequencing

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7228	27
SCALE		SHT	OF
NONE		70	118



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0330	1	RES,MTL FILM,1/16W,14.7K,1,040Z,SMD,LF	R7116		HIGH_TDP
114S0324	1	RES,MTL FILM,1/16W,12.7K,1,040Z,SMD,LF	R7116		LOW_TDP

TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:

- 35W TDP: 55A CONTINUOUS CURRENT
SET R7116 TO 12.7K; OC TRIP POINT OF 60.5A
- 55W TDP: 64A CONTINUOUS CURRENT
SET R7116 TO 14.7K; OC TRIP POINT OF 70.0A

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	71		

IMVP6 CPU VCORE REGULATOR




72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.23 MM	453
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	454
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	455
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	456
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	457
72	71	IMVP6_ISEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.23 MM	458
72	72	IMVP6_FET_RC3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	459
72	72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	460
72	72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	461
72	72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	462

IMVP6 3RD PHASE		
SYNC_MASTER=MARK	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT		OF
NONE	72		118


1.5V S0 & 1.05V SO RAILS



1.5V S0
M72778
POWER BUDGET
PEAK=2.77A
AVE=2.45A

1.05V S0
M72/M78
POWER BUDGET
PEAK=3.43A
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES
SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	NONE	SHT	73 OF 118

1.25V S0 & MCH CORE RAILS



1.25V S0
M72778
POWER BUDGET
PEAK=2.54A
AVE=2.01A

MCH CORE S0
M72778
POWER BUDGET
CR_STD:
PEAK=10.1A
AVE=7.12A
CR_E:
PEAK=10.3A
AVE=6.31A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES,MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES,MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

1.25V / MCH CORE SUPPLIES


SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	74 OF	118
NONE			

1.8V S3 / MEM VTT RAILS




DDR2 Vtt Regulator



1.8V S3 / 0.9V S0 SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	75		

5V S5 & 3.3V S3 RAILS



5V S5 / 3.3V S3 SUPPLIES

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 27
	SCALE NONE	SHEET 76	OF 118

3.3V S5 RAIL




2.5V S0 RAIL



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

3.3V / 2.5V POWER SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 77 OF 118		
NONE			



	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

S3 & S0 FETs

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	78		

Page Notes

Power aliases required by this page:
 - =PP12V_S0_MXM
 - =PP5V_S0_MXM
 - =PP1V8_S0_MXM


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Note: PCI-E Lanes are reversed to untangle routes
 Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
 Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



MXM PCI-E & PWR
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	84	118	

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP2V5_S0_MXM

Signal aliases required by this page:
 - =SMB_GPU_THRM_DATA
 - =SMB_GPU_THRM_CLK



BOM options provided by this page:
 24_INCH_LCD

MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



MXM I/O

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	NONE	SHT	85 OF 118


Page Notes

Power aliases required by this page:
 - =PPV_S0_LCD_24INCH
 - =PPV_S0_LCD_20INCH
 - =PP3V3_S0_VIDEO

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 20_INCH_LCD, 24_INCH_LCD

LCD (LVDS) INTERFACE




INVERTER INTERFACE

INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR



CRITICAL
SDF9000
 STDOFF-3MMOD4.6MMH-1.35-TH

516S0241
 CRITICAL
J9002
 53307-3072
 F-ST-SM



Panel has 4.7K DDC pull-ups
 MXM also has 2.2K pull-ups

CRITICAL
SDF9001
 STDOFF-3MMOD4.6MMH-1.35-TH


INTERNAL DISPLAY CONNS

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	90	118	



ANALOG FILTERING
PLACE CLOSE TO CONNECTOR

PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR

VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35381700	1	QUAD SPST HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

Analog Video Support
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT OF		
NONE	91 OF 118		


TMDS TERMINATION, IF ANY, IS ON MXM CARD

PLACE FILTER CLOSE TO MINI-DVI CONNECTOR

DVI DDC CURRENT LIMIT DVI INTERFACE

(55mA requirement per DVI spec)

PLACE CLOSE TO MINI-DVI CONNECTOR
3V LEVEL SHIFTERS



Pre-Release

External Display Conns
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT 94 OF 118		
NONE			

8

7

6

5

4

3

2

1

D

D

C




C

B

B

A

A



Preliminary

MLB: AUDIO CONNECTOR

SYNC_MASTER=DEREK SYNC_DATE=1/26/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-7228	REV.	27
	SCALE	NONE	SHT	98 OF	REV.	118

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	*	*	SPACING_0.2MM
FSB_ADSTB	*	*	SPACING_0.3MM
FSB_DATA	*	*	SPACING_0.2MM
FSB_DSTB	*	*	SPACING_0.3MM
FSB_COMMON	*	*	SPACING_0.2MM

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_55S	*	55_OHM_SE
CPU_27P4S	*	27P4_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_2T01	*	*	SPACING_0.2MM
CPU_COMP	*	*	SPACING_0.6MM
CPU_GTLREF	*	*	SPACING_0.6MM
CPU_ITP	*	*	SPACING_0.2MM
CPU_VCCSENSE	*	*	SPACING_0.6MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	VALUE
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BPRI L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_BREQ0 L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_DBSY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DEFER L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DRDY L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_HIT L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_HITM L	7 10 14
FSB_COMMON_2PP	FSB_55S	FSB_COMMON	FSB_LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_TRDY L	10 14
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB_CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..1>	10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB D L<0>	7 10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..17>	10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB D L<16>	7 10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..42>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB D L<41>	7 10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB D L<40..32>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..60>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB D L<59>	7 10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB D L<58..48>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..7>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB A L<5..3>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB A L<6>	7 10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..28>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB A L<26..17>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB A L<27>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
CPU_FERR_L	CEU_55S	CEU_55S	CPU FERR L	10
CPU_FERR_L	CEU_55S	CEU_55S	CPU FERR L	10 23
CPU_FROCHOT_L	CEU_55S	CEU_2T01	CPU FROCHOT L	10 50
CPU_FWRGD	CEU_55S	CEU_2T01	CPU FWRGD	7 10 13 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU INTR	7 10 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU NMI	7 10 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU A20M L	7 10 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU DPSTP L	10 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU IGNNE L	7 10 23
CPU_INIT_L	CEU_55S	CEU_55S	CPU INIT L	7 10 23 51
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU SMI L	7 10 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU STCLK L	7 10 23
FM_THRNTrip_L	CEU_55S	CEU_2T01	FM THRNTrip L	10 16 23 50
FSB_CPUSLP_L	CEU_55S	CEU_2T01	FSB CPUSLP L	10 14
FM_DPRSLPVR	CEU_55S	CEU_2T01	FM DPRSLPVR	16 25 71
IMVP_DPRSLPVR	CEU_55S	CEU_2T01	IMVP DPRSLPVR	71
CPU_BSEL0	CEU_55S	CEU_2T01	CPU BSEL<0>	10 30
NB_BSEL<0>	CEU_55S	CEU_2T01	NB BSEL<0>	13 16 30
CPU_BSEL1	CEU_55S	CEU_2T01	CPU BSEL<1>	10 30
NB_BSEL<1>	CEU_55S	CEU_2T01	NB BSEL<1>	13 16 30
CPU_BSEL2	CEU_55S	CEU_2T01	CPU BSEL<2>	10 30
NB_BSEL<2>	CEU_55S	CEU_2T01	NB BSEL<2>	13 16 30
CPU_DPRSTP_L	CEU_55S	CEU_2T01	CPU DPRSTP L	10 16 23 71
CPU_GTLREF	CEU_55S	CPU_GTLREF	CPU GTLREF	10
CPU_COMP	CEU_55S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CEU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CEU_55S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CEU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CEU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CEU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CEU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CEU_55S	CPU_ITP	XDP TCK	10 13
XDP_TRST_L	CEU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_L	CEU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CEU_55S	CPU_ITP	XDP BPM L<5>	10 13
CLK_FSB_100M	CLK_FSB_100M	CLK_FSB	XDP CLK_P	13 30 105
CLK_FSB_100M	CLK_FSB_100M	CLK_FSB	XDP CLK_N	13 30 105
(FSB_CPURST_L)	CEU_55S	CPU_ITP	ITP CPURST L	
CPU_VCCSENSE	CEU_55S	CPU_2T01	CPU VID<6..0>	11 12
CPU_VCCSENSE	CEU_55S	CPU_2T01	IMVP6 VID<6..0>	12 71
CPU_VCCSENSE	CEU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 71
CPU_VCCSENSE	CEU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 71
CPU_VCCSENSE	CEU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	71
CPU_VCCSENSE	CEU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	71

CPU/FSB Constraints

SYNC_MASTER=*_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	NONE	SHT	100 OF 118

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM
TVDAC			
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	PAGE	
	PHYSICAL	SPACING			
PEG_R2D	PCIE_100D	PCIE	PEG_R2D_P<15..0>	84	
	PCIE_100D	PCIE	PEG_R2D_N<15..0>	84	
	PCIE_100D	PCIE	PEG_R2D_C_P<15..0>	15 84	
	PCIE_100D	PCIE	PEG_R2D_C_N<15..0>	15 84	
	PEG_D2R	PCIE_100D	PCIE	PEG_D2R_P<15..8>	15 84
		PCIE_100D	PCIE	PEG_D2R_N<15..8>	15 84
		PCIE_100D	PCIE	PEG_D2R_P<7>	7 15 84
		PCIE_100D	PCIE	PEG_D2R_N<7>	7 15 84
	PEG_D2R_EP	PCIE_100D	PCIE	PEG_D2R_EP_P<6..0>	15 84
		PCIE_100D	PCIE	PEG_D2R_EP_N<6..0>	15 84
	DMI_N2S	DMI_100D	DMI	DMI_N2S_P<3..1>	16 24
		DMI_100D	DMI	DMI_N2S_P<0>	7 16 24
DMI_100D		DMI	DMI_N2S_N<3..0>	7 16 24	
DMI_S2N		DMI_100D	DMI	DMI_S2N_P<3..1>	16 24
		DMI_100D	DMI	DMI_S2N_P<0>	7 16 24
		DMI_100D	DMI	DMI_S2N_N<3..0>	7 16 24
		DMI_100D	DMI	DMI_S2N_N<3..0>	7 16 24

Preliminary

NB Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	
NONE	101	118	

DDR2 Memory Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_45S	*	45_OHM_SE
MEM_55S	*	55_OHM_SE
MEM_70D	*	70_OHM_DIFF
MEM_85D	*	85_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	SPACING_0.6MM
MEM_CMD	*	*	SPACING_0.15MM
MEM_CTRL	*	*	SPACING_0.6MM
MEM_DATA	*	*	SPACING_0.6MM
MEM_DQS	*	*	SPACING_0.6MM
MEM_CLK	MEM_CLK	*	SPACING_0.4MM
MEM_CLK	MEM_CTRL	*	SPACING_0.4MM
MEM_CLK	MEM_CMD	*	SPACING_0.4MM
MEM_CLK	MEM_DQS	*	SPACING_0.4MM
MEM_CTRL	MEM_CTRL	*	SPACING_0.2MM
MEM_CTRL	MEM_CMD	*	SPACING_0.3MM
MEM_CTRL	MEM_DATA	*	SPACING_0.3MM
MEM_CTRL	MEM_DQS	*	SPACING_0.3MM
MEM_CMD	MEM_CMD	*	SPACING_0.15MM
MEM_CMD	MEM_DATA	*	SPACING_0.3MM
MEM_CMD	MEM_DQS	*	SPACING_0.3MM
MEM_DATA	MEM_DATA	*	SPACING_0.3MM
MEM_DATA	MEM_DQS	*	SPACING_0.3MM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<1..0>
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK N<1..0>
MEM_A_CVTL	MEM_45S	MEM_CVTL	MEM_CKE<1..0>
MEM_A_CVTL	MEM_45S	MEM_CVTL	MEM_CS_L<1..0>
MEM_A_CVTL	MEM_45S	MEM_CVTL	MEM_ODT<1..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS_L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS_L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A WE_L
MEM_A_DO_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<6..0>
MEM_A_DO_BYTE0_PP	MEM_55S	MEM_DATA	MEM A DQ<7>
MEM_A_DO_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<13..8>
MEM_A_DO_BYTE1_PP	MEM_55S	MEM_DATA	MEM A DQ<14>
MEM_A_DO_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15>
MEM_A_DO_BYTE2_PP	MEM_55S	MEM_DATA	MEM A DQ<16>
MEM_A_DO_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..17>
MEM_A_DO_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<24>
MEM_A_DO_BYTE3_PP	MEM_55S	MEM_DATA	MEM A DQ<25>
MEM_A_DO_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..26>
MEM_A_DO_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<38..32>
MEM_A_DO_BYTE4_PP	MEM_55S	MEM_DATA	MEM A DQ<39>
MEM_A_DO_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<46..40>
MEM_A_DO_BYTE5_PP	MEM_55S	MEM_DATA	MEM A DQ<47>
MEM_A_DO_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<53..48>
MEM_A_DO_BYTE6_PP	MEM_55S	MEM_DATA	MEM A DQ<54>
MEM_A_DO_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55>
MEM_A_DO_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<58..56>
MEM_A_DO_BYTE7_PP	MEM_55S	MEM_DATA	MEM A DQ<59>
MEM_A_DO_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..60>
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>
MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<1>
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>
MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<3>
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>
MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<5>
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>
MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<4..3>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<4..3>
MEM_B_CVTL	MEM_45S	MEM_CVTL	MEM_CKE<4..3>
MEM_B_CVTL	MEM_45S	MEM_CVTL	MEM_CS_L<3..2>
MEM_B_CVTL	MEM_45S	MEM_CVTL	MEM_ODT<3..2>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS_L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS_L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE_L
MEM_B_DO_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<5..0>
MEM_B_DO_BYTE0_PP	MEM_55S	MEM_DATA	MEM B DQ<6>
MEM_B_DO_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7>
MEM_B_DO_BYTE1_PP	MEM_55S	MEM_DATA	MEM B DQ<8>
MEM_B_DO_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..9>
MEM_B_DO_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<22..16>
MEM_B_DO_BYTE2_PP	MEM_55S	MEM_DATA	MEM B DQ<23>
MEM_B_DO_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<24>
MEM_B_DO_BYTE3_PP	MEM_55S	MEM_DATA	MEM B DQ<25>
MEM_B_DO_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..26>
MEM_B_DO_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<37..32>
MEM_B_DO_BYTE4_PP	MEM_55S	MEM_DATA	MEM B DQ<38>
MEM_B_DO_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39>
MEM_B_DO_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<43..40>
MEM_B_DO_BYTE5_PP	MEM_55S	MEM_DATA	MEM B DQ<44>
MEM_B_DO_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..45>
MEM_B_DO_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<48>
MEM_B_DO_BYTE6_PP	MEM_55S	MEM_DATA	MEM B DQ<55..49>
MEM_B_DO_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<61..56>
MEM_B_DO_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<62>
MEM_B_DO_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63>
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>
MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>
MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>
MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>
MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

PRELIMINARY

Memory Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	REV.
NONE	102	118	

Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10> 23 44
IDE_FDD_EP	IDE_55S	IDE	IDE_FDD<9> 7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0> 23 44
IDE_BDA	IDE_55S	IDE	IDE_PDA<2..0> 23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L 23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L 23 44
IDE_CMTI	IDE_55S	IDE	IDE_PDIOV L 23 44
IDE_PDIOV_L	IDE_55S	IDE	IDE_PDIOV L 7 23 44
IDE_CMTI	IDE_55S	IDE	IDE_PDDACK L 23 44
IDE_CMTI	IDE_55S	IDE	IDE_PDDREQ 23 44
IDE_BNIOV	IDE_55S	IDE	IDE_PDIOV L 7 23 44
IDE_IRO14	IDE_55S	IDE	IDE_IRO14 23 44
IDE_RST_T	IDE_55S	IDE	ODD_RST_5VTOL L 24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D C P 23 45
SATA_100D	SATA_100D	SATA	SATA_A_R2D C N 23 45
SATA_100D	SATA_100D	SATA	SATA_A_R2D P 45
SATA_100D	SATA_100D	SATA	SATA_A_R2D N 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R P 7 23 45
SATA_100D	SATA_100D	SATA	SATA_A_D2R N 7 23 45
SATA_100D	SATA_100D	SATA	SATA_A_D2R C P 45
SATA_100D	SATA_100D	SATA	SATA_A_D2R C N 45
SATA_100D	SATA_100D	SATA	SATA_B_R2D C P 23 45
SATA_100D	SATA_100D	SATA	SATA_B_R2D C N 23 45
SATA_100D	SATA_100D	SATA	SATA_B_D2R P 23 45
SATA_100D	SATA_100D	SATA	SATA_B_D2R N 23 45
SATA_RBIA5	SATA_55S	SATA	SATA_RBIA5 45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK 23 98
HDA_BIT_CLK_R	HDA_55S	HDA	HDA_BIT_CLK R 23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC 23 98
HDA_SYNC_R	HDA_55S	HDA	HDA_SYNC R 23
HDA_RST_L	HDA_55S	HDA	HDA_RST L 23 98
HDA_RST_L_R	HDA_55S	HDA	HDA_RST L R 23
HDA_SDINO	HDA_55S	HDA	HDA_SDINO 23 98
HDA_SDIN_CODECC	HDA_55S	HDA	HDA_SDIN_CODECC 23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT 23
HDA_SDOUT_R	HDA_55S	HDA	HDA_SDOUT R 23
USB_EXT_A	USB_90D	USB	USB_EXT_A P 24 46
USB_90D	USB_90D	USB	USB_EXT_A N 24 46
USB_90D	USB_90D	USB	USB_EXT_A MUXED P 24 46
USB_90D	USB_90D	USB	USB_EXT_A MUXED N 24 46
USB_MINI	USB_90D	USB	USB_MINI P 24 34
USB_90D	USB_90D	USB	USB_MINI N 24 34
USB_90D	USB_90D	USB	USB_EXTD P 24 46
USB_90D	USB_90D	USB	USB_EXTD N 24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA P 7 24 47
USB_90D	USB_90D	USB	USB_CAMERA N 7 24 47
USB_BT	USB_90D	USB	USB_BT P 7 24 47
USB_90D	USB_90D	USB	USB_BT N 7 24 47
USB_90D	USB_90D	USB	USB_TPAD P 24 47
USB_90D	USB_90D	USB	USB_TPAD N 24 47
USB_IR	USB_90D	USB	USB_IR P 7 24 47
USB_90D	USB_90D	USB	USB_IR N 7 24 47
USB_EXTB	USB_90D	USB	USB_EXTB P 24 46
USB_90D	USB_90D	USB	USB_EXTB N 24 46
USB_90D	USB_90D	USB	USB_EXCARD P 24 47
USB_90D	USB_90D	USB	USB_EXCARD N 24 47
USB_EXTC	USB_90D	USB	USB_EXTC P 24 46
USB_90D	USB_90D	USB	USB_EXTC N 24 46
USB_RBIA5	USB_60S	USB	USB_RBIA5 24
SMB_SB_CLK	SMB_55S	SMB	SMB_CLK 25 52
SMB_SB_DATA	SMB_55S	SMB	SMB_DATA 25 52
SMB_SB_ME_CLK	SMB_55S	SMB	SMB_ME_CLK 25 52
SMB_SB_ME_DATA	SMB_55S	SMB	SMB_ME_DATA 25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R 24 41
SPI_55S	SPI_55S	SPI	SPI_SCLK 7 41
SPI_55S	SPI_55S	SPI	SPI_A_SCLK R 24 41
SPI_55S	SPI_55S	SPI	SPI_B_SCLK R 24 41
SPI_SI	SPI_55S	SPI	SPI_SI R 24 41
SPI_55S	SPI_55S	SPI	SPI_SI 24 41
SPI_55S	SPI_55S	SPI	SPI_A_SI R 61
SPI_55S	SPI_55S	SPI	SPI_B_SI R 61
SPI_SO	SPI_55S	SPI	SPI_SO 7 24 41
SPI_55S	SPI_55S	SPI	SPI_A_SO R 7 41
SPI_55S	SPI_55S	SPI	SPI_B_SO R 7 41
SPI_CE_L0	SPI_55S	SPI	SPI_CE R L<0> 24 41
SPI_55S	SPI_55S	SPI	SPI_CE L<0> 7 41
SPI_CE_L1	SPI_55S	SPI	SPI_CE R L<1> 7 41
SPI_55S	SPI_55S	SPI	SPI_CE L<1> 7 41

SB Constraints (1 of 2)
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	118
NONE	103		

PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI_AD<18..0>	24 28
	PCI_55S	PCI	PCI_AD<19>	24 28
	PCI_55S	PCI	PCI_AD<20>	24 28
	PCI_55S	PCI	PCI_AD<31..21>	24 28
	PCI_55S	PCI	PCI_PAR	24 28
	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 28
	PCI_55S	PCI	PCI_IRDY_L	24
	PCI_55S	PCI	PCI_DEVSEL_L	24
	PCI_55S	PCI	PCI_PERR_L	24
	PCI_55S	PCI	PCI_LOCK_L	24
	PCI_55S	PCI	PCI_SERR_L	24 28
	PCI_55S	PCI	PCI_STOP_L	24
	PCI_55S	PCI	PCI_TRDY_L	24
	PCI_55S	PCI	PCI_FRAME_L	24
	PCI_55S	PCI	PCI_FW_REQ_L	24
	PCI_55S	PCI	PCI_FW_GNT_L	24
	PCI_55S	PCI	PCI_REQ1_L	7 24
	PCI_55S	PCI	PCI_GNT1_L	7 24
	PCI_55S	PCI	PCI_REQ2_L	7 24
	PCI_55S	PCI	PCI_GNT2_L	7 24
	INT_PIRQA_I	PCI	INT_PIRQA_L	24
	INT_PIRQB_I	PCI	INT_PIRQB_L	24
	INT_PIRQC_I	PCI	INT_PIRQC_L	24
	INT_PIRQD_I	PCI	INT_PIRQD_L	24
	INT_PIRQA_I	PCI	INT_PIRQA_L	24
	INT_PIRQB_I	PCI	INT_PIRQB_L	24
	INT_PIRQC_I	PCI	INT_PIRQC_L	24
	INT_PIRQD_I	PCI	INT_PIRQD_L	24
	PCIE_A_R2D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCIE_A_D2R	PCIE	PCIE_MINI_R2D_C_N	24 34
	PCIE_A_D2R	PCIE	PCIE_MINI_D2R_P	7 24 34
	PCIE_A_D2R	PCIE	PCIE_MINI_D2R_N	7 24 34
	PCIE_B_R2D	PCIE	PCIE_ENET_R2D_C_P	24 37
	PCIE_B_D2R	PCIE	PCIE_ENET_R2D_C_N	24 37
	PCIE_B_D2R	PCIE	PCIE_ENET_D2R_P	7 24 37
	PCIE_B_D2R	PCIE	PCIE_ENET_D2R_N	7 24 37
	PCIE_B_R2D	PCIE	PCIE_FW_R2D_C_P	40 42
	PCIE_B_R2D	PCIE	PCIE_FW_R2D_C_N	40 42
	PCIE_B_D2R	PCIE	PCIE_FW_D2R_P	7 40 42
	PCIE_B_D2R	PCIE	PCIE_FW_D2R_N	7 40 42
	GLAN_COMP		GLAN_COMP	23
	CLINK_NB	CLINK_55S	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_55S	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_I	CLINK_55S	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	NB_CLINK_VREF	16
	SB_CLINK_VREF0	CLINK_12MIL	SB_CLINK_VREF0	25
	SB_CLINK_VREF1	CLINK_12MIL	SB_CLINK_VREF1	25
		DDR	PP1V9R2V5_ENET_PHY_AVDD	37 39
		DDR	PP1V9R2V5_S3_ENET_R	37 39
		ENET_MDI_TERM	ENET_MDI0	37
		ENET_MDI_TERM	ENET_MDI1	37
		ENET_MDI_TERM	ENET_MDI2	37
		ENET_MDI_TERM	ENET_MDI3	37
	ENET_MDI0	ENET_100D	ENET_MDI_P<0>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_N<0>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_P<1>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_N<1>	37 39
	ENET_MDI4	ENET_100D	ENET_MDI_P<2>	37 39
	ENET_MDI5	ENET_100D	ENET_MDI_N<2>	37 39
	ENET_MDI6	ENET_100D	ENET_MDI_P<3>	37 39
	ENET_MDI7	ENET_100D	ENET_MDI_N<3>	37 39

SB Constraints (2 of 2)

SYNC_MASTER=(MASTER) SYNC_DATE=(10/02/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	SHT	OF	REV.
NONE	104	118	

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_FSB_100D	*	100_OHM_DIFF
CLK_PCIE_100D	*	100_OHM_DIFF
CLK_MED_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	*	*	CLK_SPACING_0.6MM
CLK_PCIE	*	*	CLK_SPACING_0.5MM
CLK_MED	*	*	CLK_SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	29 30
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	29 30
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK_ITPEN	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	29 30
CK505_PCIE3	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	29 30
	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	29 30
CK505_PCIE5	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	7 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	7 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	7 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	7 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	13 30 100
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	13 30 100
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 51
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	7 24 30
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	7 30 49
			CK505_PCIE4 is project-specific	
			CK505_PCIE5 is project-specific	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCCTRL	7 25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	7 25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P	30 85
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N	30 85
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	7 24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	7 24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P	7 30 40
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N	7 30 40
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	7 23 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	7 23 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	7 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	7 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	30 34
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	30 34
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 30 37
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 30 37

Pre-Release

Clock Constraints			
SYNC_MASTER=T9_MLB		SYNC_DATE=09/27/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-7228	REV.: 27
	SCALE: NONE	SHEET: 105 OF 118	

8

7

6

5

4

3

2

1

FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43

Port 2 Not Used

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_558	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_558	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_558	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_558	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_0_S0_SCL	SMB_558	SMB	SMBUS_SMC_0_S0_SCL 52
SMBUS_SMC_0_S0_SDA	SMB_558	SMB	SMBUS_SMC_0_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_558	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_558	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_558	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_558	SMB	SMBUS_SMC_MGMT_SDA 52

FireWire & SMC Constraints

SYNC_MASTER=T9_MLB

SYNC_DATE=09/27/2006

Preliminary

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A



M72/M78 SPECIFIC NET PROPERTIES

Table listing net types and their properties. Columns include ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE, and a column with values like SWITCHNODE, IMVP6_PHASE1, etc.

M72/M78 SPECIFIC NET PROPERTIES

Main table listing net types and their properties. Columns include ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE, and values like TMDS_DATA, USB_PORT0_P, LVDS_L_CLK_P, etc.

Spacing rule set table for GND and PWR on a standard layer.

Spacing rule set table for GND and PWR on a 0.20mm layer.

Spacing rule set table for various net types (MEM_CLK, MEM_CMD, etc.) on different layers.

Spacing rule set table for various net types (CLK_FSB, CPU_COMP, etc.) on different layers.

Spacing rule set table for ENET_MDI on different layers.

Spacing rule set table for CLK_MED on a PWR layer.

Spacing rule set table for various net types (CLINK_VREF, CLK_MED, etc.) on different layers.

Spacing rule set table for various net types (PCIE, SATA, USB, etc.) on different layers.

Spacing rule set table for LVDS on a GND layer.

Spacing rule set table for CLK_PCIE on a PWR layer.

Physical rule set table for THERM_DIFF with a 1:1 diffpair.

Spacing rule set table for various net types (THERMAL, SWITCHNODE, etc.) on different layers.

M72/M78 SPECIFIC CONSTRAINTS

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing header: APPLE COMPUTER INC. SIZE D, DRAWING NUMBER 051-7228, REV. 27. SCALE NONE, SHEET 108 OF 118.

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP,BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP,BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP,BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT	*	0.1 MM	?	*	*	BGA_P1MM	BGA_P1MM
STANDARD	*	=DEFAULT	?	MEM_CLK	*	BGA_P1MM	BGA_P2MM
BGA_P1MM	*	=DEFAULT	?	CLK_FSB	*	BGA_P1MM	BGA_P2MM
BGA_P2MM	*	=DEFAULT	?	CLK_PCIE	*	BGA_P1MM	BGA_P2MM
BGA_P3MM	*	=DEFAULT	?	CLK_MED	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM
SPACING_0.15MM	*	0.15 MM	?				
SPACING_0.18MM	*	0.18 MM	?				

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM
SPACING_0.2MM	*	0.2 MM	?	*	*	TOP,BOTTOM	?
SPACING_0.25MM	*	0.25 MM	?				
SPACING_0.3MM	*	0.3 MM	?				
SPACING_0.4MM	*	0.4 MM	?				
SPACING_0.5MM	*	0.5 MM	?				
SPACING_0.6MM	*	0.6 MM	?				
SWITCHNODE	*	0.6 MM	1000				
SWITCHNODE	TOP,BOTTOM	0.2 MM	1000				

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP,BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM
SPACING_0.5MM	*	0.5 MM	?	*	*	TOP,BOTTOM	?
SPACING_0.6MM	*	0.6 MM	?				

M72/M78 RULE DEFINITIONS
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	27
SCALE	NONE	SHT	109 OF 118

Table with 8 columns and 100 rows, containing technical specifications and component identifiers. The table is divided into four quadrants labeled A, B, C, and D. The columns are numbered 8, 7, 6, 5, 4, 3, 2, 1 from left to right. The rows are numbered 1 to 100 from top to bottom. The content includes various component names, IDs, and values.

8				7				6				5				4				3				2				1															
Title: Cref Part Report Design: m72 Date: Mar 23 10:23:45 2007																																											
C600	CAP_402	m72[6D7]		C2191	CAP_402	m72[21B3]		C2191	CAP_402	m72[21B3]		C2191	CAP_402	m72[21B3]		C2191	CAP_402	m72[21B3]		C3342	CAP_402	m72[33B4]		C4404	CAP_402	m72[44B6]		C4404	CAP_402	m72[44B6]		C4404	CAP_402	m72[44B6]		C4404	CAP_402	m72[44B6]		C4404	CAP_402	m72[44B6]	

Table with 8 columns (labeled 8 to 1) and 8 rows (labeled A to D). The table contains a grid of component identifiers and their corresponding reference designators. A large watermark 'DRAFT' is oriented vertically across the center of the page. A red outline of a component is visible on the right side of the table, overlapping columns 6 and 7.

	8	7	6	5	4	3	2	1
D	PP1480	PROBEPOINT_SM	m72[7A6]					
	PP1481	PROBEPOINT_SM	m72[7A6]					
	PP1482	PROBEPOINT_SM	m72[7A6]					
	PP1483	PROBEPOINT_SM	m72[7A6]					
	PP1484	PROBEPOINT_SM	m72[7A6]					
	PP1485	PROBEPOINT_SM	m72[7A6]					
	PP1486	PROBEPOINT_SM	m72[7A6]					
	PP1487	PROBEPOINT_SM	m72[7A6]					
	PP1488	PROBEPOINT_SM	m72[7A6]					
	PP1489	PROBEPOINT_SM	m72[7A6]					
C	PP2100	PROBEPOINT_SM	m72[7C7]					
	PP2101	PROBEPOINT_SM	m72[7C7]					
	PP2102	PROBEPOINT_SM	m72[7C7]					
	PP2103	PROBEPOINT_SM	m72[7B7]					
	PP2104	PROBEPOINT_SM	m72[7B7]					
	PP2105	PROBEPOINT_SM	m72[7B7]					
	PP2106	PROBEPOINT_SM	m72[7B7]					
	PP2107	PROBEPOINT_SM	m72[7B7]					
	PP2108	PROBEPOINT_SM	m72[7B7]					
	PP2109	PROBEPOINT_SM	m72[7B7]					
B	PP2110	PROBEPOINT_SM	m72[7A7]					
	PP2111	PROBEPOINT_SM	m72[7A7]					
	PP2112	PROBEPOINT_SM	m72[7A7]					
	PP2113	PROBEPOINT_SM	m72[7A7]					
	PP2114	PROBEPOINT_SM	m72[7A7]					
	PP2115	PROBEPOINT_SM	m72[7A7]					
	PP2116	PROBEPOINT_SM	m72[7A7]					
	PP2117	PROBEPOINT_SM	m72[7A7]					
	PP2118	PROBEPOINT_SM	m72[7A7]					
	PP2119	PROBEPOINT_SM	m72[7A7]					
A	PP2120	PROBEPOINT_SM	m72[7A7]					
	PP2121	PROBEPOINT_SM	m72[7A7]					
	PP2122	PROBEPOINT_SM	m72[7A7]					
	PP2123	PROBEPOINT_SM	m72[7A7]					
	PP2124	PROBEPOINT_SM	m72[7A7]					
	PP2125	PROBEPOINT_SM	m72[7A7]					
	PP2126	PROBEPOINT_SM	m72[7A7]					
	PP2127	PROBEPOINT_SM	m72[7A7]					
	PP2128	PROBEPOINT_SM	m72[7A7]					
	PP2129	PROBEPOINT_SM	m72[7A7]					

