

M78-DVT

05/09/2007


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
33		503047	ENGINEERING RELEASED	05/09/07	?

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


Page ^(.csa)	Contents	Sync	Date
1	1 Table of Contents	N/A	N/A
2	2 System Block Diagram	DEREK	1/19/2007
3	3 Power Block Diagram	MARK	N/A
4	4 BOM Configuration	JAMES	10/16/06
5	5 Revision History	JAMES	10/16/06
6	6 Power Conn / Alias	MARK	N/A
7	7 Functional / ICT Test	JAMES	10/16/06
8	9 GROUNDING ALIASES	MARK	(10/02/2006)
9	10 CPU FSB	JAMES	11/09/06
10	11 CPU Power & Ground	JAMES	11/09/06
11	12 CPU Decoupling & VID	MARK	10/10/2006
12	13 eXtended Debug Port (XDP)	T9_MLB_NOME	11/06/2006
13	14 NB CPU Interface	T9_MLB	10/30/2006
14	15 NB PEG / Video Interfaces	T9_MLB	10/30/2006
15	16 NB Misc Interfaces	T9_MLB	01/21/2007
16	17 NB DDR2 Interfaces	T9_MLB	10/30/2006
17	18 NB Power 1	T9_MLB	10/30/2006
18	19 NB Power 2	T9_MLB	10/30/2006
19	20 NB Grounds	T9_MLB	10/30/2006
20	21 NB Standard Decoupling	JAMES	11/03/2006
21	22 NB Graphics Decoupling	JAMES	10/16/06
22	23 SB Enet, Disk, FSB, LPC	T9_MLB_NOME	03/22/2007
23	24 SB PCI, PCIE, DMI, USB	T9_MLB_NOME	03/22/2007
24	25 SB Pwr Mgt, GPIO, Clink	T9_MLB_NOME	03/22/2007
25	26 SB Power & Ground	T9_MLB_NOME	03/22/2007
26	27 SB Decoupling	DAVE MASTER	N/A
27	28 SB Misc	DAVE MASTER	N/A
28	29 Clock (CK505)	JAMES	11/27/2006
29	30 Clock Termination	JAMES	10/18/2006
30	31 DDR2 SO-DIMM Connector A	JAMES	10/17/06
31	32 DDR2 SO-DIMM Connector B	JAMES	10/17/06
32	33 Memory Active Termination	JAMES	12/04/2006
33	34 PCI-E MiniCard Connector	DOUG	10/30/2006
34	37 Ethernet (Yukon)	DOUG	11/08/2006
35	38 YUKON/ULTRA SUPPORT	DOUG	(10/02/2006)
36	39 ETHERNET CONNECTOR	DOUG	11/06/2006
37	40 FW: 1394B CONTROLLER	M78_MLB	12/15/2006
38	42 FW: 1394B MISC	DOUG	10/10/2006
39	43 FIREWIRE CONNECTORS	DOUG	10/10/2006

Page ^(.csa)	Contents	Sync	Date
40	44 PATA Connector	DAVE MASTER	N/A
41	45 SATA Connectors	DOUG	10/10/2006
42	46 EXTERNAL USB CONNECTORS	DOUG	12/11/2006
43	47 Internal USB Connections	M78_MLB	12/15/2006
44	49 SMC	T9_MLB_NOME	12/15/2006
45	50 SMC Support	DAVE MASTER	N/A
46	51 LPC+ Debug Connector	T9_MLB_NOME	03/22/2007
47	52 SMBUS CONNECTIONS	DAVE MASTER	N/A
48	53 Current & Voltage Sensing	DAVE MASTER	N/A
49	55 Thermal Sensors	DAVE MASTER	N/A
50	56 HD AND OD FAN	DAVE MASTER	N/A
51	57 CPU FAN	DAVE MASTER	N/A
52	58 ALS Support	DAVE MASTER	N/A
53	61 SPI BootROM	T9_MLB_NOME	03/22/2007
54	69 POWER SEQUENCING BLOCK DIAGRAM	MARK	N/A
55	70 PGOOD and Power Sequencing	MARK	N/A
56	71 IMVP6 CPU VCore Regulator	MARK	N/A
57	72 IMVP6 3RD PHASE	MARK	N/A
58	73 1.5V / 1.05V SUPPLIES	MARK	N/A
59	74 1.25V / MCH CORE SUPPLIES	MARK	N/A
60	75 1.8V S3 /0.9V S0 SUPPLIES	MARK	N/A
61	76 5V S5 / 3.3V S3 SUPPLIES	MARK	N/A
62	77 3.3V / 2.5V POWER SUPPLIES	MARK	N/A
63	78 S3 & S0 FETS	MARK	N/A
64	84 MXM PCI-E & PWR	M78_MLB	11/01/2006
65	85 MXM I/O	M78_MLB	11/01/2006
66	90 INTERNAL DISPLAY CONNS	M78_MLB	11/01/2006
67	91 Analog Video Support	M78_MLB	11/01/2006
68	94 External Display Conns	M78_MLB	11/01/2006
69	98 MLB: AUDIO CONNECTOR	DEREK	4/23/2007
70	100 CPU/FSB Constraints	T9_MLB	09/27/2006
71	101 NB Constraints	T9_MLB	09/27/2006
72	102 Memory Constraints	T9_MLB	09/27/2006
73	103 SB Constraints (1 of 2)	T9_MLB	09/27/2006
74	104 SB Constraints (2 of 2)	(MASTER)	(10/02/2006)
75	105 Clock Constraints	T9_MLB	09/27/2006
76	106 FireWire & SMC Constraints	T9_MLB	09/27/2006
77	108 M72/M78 SPECIFIC CONSTRAINTS	T9_MLB	09/27/2006
78	109 M72/M78 RULE DEFINITIONS	T9_MLB	09/27/2006

Page ^(.csa)	Contents	Sync	Date
79	110 Cross Reference Page		
80	111 Cross Reference Page		
81	112 Cross Reference Page		
82	113 Cross Reference Page		
83	114 Cross Reference Page		
84	115 Cross Reference Page		
85	116 Cross Reference Page		
86	117 Cross Reference Page		
87	118 Cross Reference Page		

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPPR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	ENG APPD	MFG APPD		
X.XXX :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7229
				REV. 33	SHT 1 OF 118

DRAWING TITLE=M78 ABBREV=DRAWING LAST_MODIFIED=Wed May 9 10:26:34 2007



System Block Diagram

SYNC_MASTER=DEREK SYNC_DATE=1/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	REV.
NONE	2	118	



Power Block Diagram

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE		SHT	OF
NONE		3	118

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8
630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6
607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA
V6	LOW_TDP
V8	HIGH_TDP

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880430	1	IC,NB,CRESTLINE,PM,CO,OS	U1400	CRITICAL	
33880427	1	IC,SB,IC8M,B1,OS	U2300	CRITICAL	
35980130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB,FAB,IO ALIGNMENT,M72	IO1	CRITICAL	
069-2046	1	M72/M78 22UF CAP INTERCHANGEABILITY	DOC1		
825-6447	1	MLB LABEL,48.0X4.8	X14	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7229	1	PCB,SCHEM,MLB,M78	SCH1		24_INCH_LCD
820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD
341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD
11480307	1	RES,8.25K,0402,1%,1/16W,LF	R7117		24_INCH_LCD
13280010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD
13280178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		24_INCH_LCD
13280082	1	CAP,CER,0.068UF,10%,16V,0402	C7134		24_INCH_LCD
341S2117	1	IC,2K I2C EEPROM,MXM,M78	U8570	CRITICAL	24_INCH_LCD

051-7228	1	PCB,SCHEM,MLB,M72	SCH1		20_INCH_LCD
820-2143	1	PCB,FAB,MLB,M72,HF	MLB1		20_INCH_LCD
341T0056	1	EPI ROM,M72/M78	U6100	CRITICAL	
341T0055	1	IC,SMC,M72	U4900	CRITICAL	20_INCH_LCD
11480303	1	RES,7.5K,0402,1%,1/16W,LF	R7117		20_INCH_LCD
13280205	1	CAP,CER,270PF,10%,50V,0402	C7113		20_INCH_LCD
13280178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		20_INCH_LCD
13280082	1	CAP,CER,0.068UF,10%,10V,0402	C7134		20_INCH_LCD
341S2116	1	IC,2K I2C EEPROM,MXM,M72	U8570	CRITICAL	20_INCH_LCD

33783438	1	IC,MDC,SR,E1,QS,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU
33783436	1	IC,MDC,SR,E1,QS,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU
33783435	1	IC,MDC,SR,E1,QS,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU
33783461	1	IC,MDC,SR,E1,QS,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU
33783460	1	IC,MDC,SR,E1,QS,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33783437	33783436		CPU	CPU, 2.6G, 55W
124-0361	124-0339		C7490,C7491	CAP
37180464	37180154		D7624,D7644	DIODES

MXM_PWR_SENSE BOMOPTION CHANGE FOR PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10780070	1	RES,0-OHM,2512	R5350		PRODUCTION
11680090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION

BOM Configuration

SYNC_MASTER=JAMES SYNC_DATE=10/16/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	4	118	

8

7

6

5

4

3

2

1

PROTO REVIEW - 11/09/06

Preliminary

D

D

C

C


B

B

A

A

33	
SYNC_MASTER=JAMES	SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY	
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small>	
<small>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</small>	
<small>II NOT TO REPRODUCE OR COPY IT</small>	
<small>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</small>	

 APPLE COMPUTER INC.	<small>SIZE</small> D	<small>DRAWING NUMBER</small> 051-7229	<small>REV.</small> 33
	<small>SCALE</small> NONE	<small>SHT</small> 5	<small>OF</small> 118

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6

5


4

3

2

1

www.vinafix.vn



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 9100HM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	118
NONE	6		

LAYOUT NOTE: PLACE NEAR J1000

Table of testpoints for J1000 including FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, FSB ADSTB L<1>, FSB D L<0>, FSB DSTB L N<0>, FSB DSTB L P<0>, FSB DINV L<0>, FSB D L<16>, FSB DSTB L N<1>, FSB DSTB L P<1>, FSB DINV L<1>, FSB D L<41>, FSB DSTB L N<2>, FSB DSTB L P<2>, FSB DINV L<2>, FSB D L<59>, FSB DSTB L N<3>, FSB DSTB L P<3>, FSB DINV L<3>, FSB LOCK L, FSB CPURST L, CPU INIT L, CPU A20M L, CPU I2CN L, CPU STPCLK L, CPU INTR, CPU NMI, CPU SMI L, FSB REQ L<0>, FSB REQ L<1>, FSB REQ L<2>, FSB REQ L<3>, FSB REQ L<4>, FSB CLK CPU P, FSB CLK CPU N.

LAYOUT NOTE: PLACE NEAR U1400

Table of testpoints for U1400 including FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, FSB ADSTB L<1>, FSB D L<0>, FSB DSTB L N<0>, FSB DSTB L P<0>, FSB DINV L<0>, FSB D L<16>, FSB DSTB L N<1>, FSB DSTB L P<1>, FSB DINV L<1>, FSB D L<41>, FSB DSTB L N<2>, FSB DSTB L P<2>, FSB DINV L<2>, FSB D L<59>, FSB DSTB L N<3>, FSB DSTB L P<3>, FSB DINV L<3>, FSB LOCK L, FSB HIT L, FSB HITM L, FSB BNR L, FSB BREQ0 L, FSB DBSY L, FSB DPMR L, FSB REQ L<0>, FSB REQ L<1>, FSB REQ L<2>, FSB REQ L<3>, FSB REQ L<4>, FSB CLK NB P, FSB CLK NB N, VR PWROOD DELAY, NB RESET L, NB CLK100M PCIE P, NB CLK100M PCIE N, DMI S2N N<0>, DMI S2N P<0>, PPOV9_S3M MEM NBVREFA, PPOV9_S3M MEM NBVREFB, MEM A DQ<7>, MEM A DQ<14>, MEM A DQ<16>, MEM A DQ<25>, MEM A DQ<39>, MEM A DQ<47>, MEM A DQ<54>, MEM A DQ<59>, MEM A DQS P<0>, MEM A DQS N<0>, MEM A DQS P<1>, MEM A DQS N<1>, MEM A DQS P<2>, MEM A DQS N<2>, MEM A DQS P<3>, MEM A DQS N<3>, MEM A DQS P<4>, MEM A DQS N<4>, MEM A DQS P<5>, MEM A DQS N<5>, MEM A DQS P<6>, MEM A DQS N<6>, MEM A DQS P<7>, MEM A DQS N<7>, MEM B DQ<6>, MEM B DQ<8>, MEM B DQ<23>, MEM B DQ<25>, MEM B DQ<38>, MEM B DQ<44>, MEM B DQ<48>, MEM B DQ<62>, MEM B DQS P<0>, MEM B DQS N<0>, MEM B DQS P<1>, MEM B DQS N<1>, MEM B DQS P<2>, MEM B DQS N<2>, MEM B DQS P<3>, MEM B DQS N<3>, MEM B DQS P<4>, MEM B DQS N<4>, MEM B DQS P<5>, MEM B DQS N<5>, MEM B DQS P<6>, MEM B DQS N<6>, MEM B DQS P<7>, MEM B DQS N<7>, PEG D2R P<7>, PEG D2R N<7>, CLINK NB CLK, CLINK NB DATA.

LAYOUT NOTE: PLACE NEAR U3700

Table of testpoints for U3700 including PCIE CLK100M ENET P, PCIE CLK100M ENET N, PCIE ENET R2D P, PCIE ENET R2D N, ENET RESET L.

LAYOUT NOTE: PLACE NEAR U4000






Table of testpoints for U4000 including PCIE CLK100M FW P, PCIE CLK100M FW N, PCIE FW R2D P, PCIE FW R2D N, FW RESET L.

LAYOUT NOTE: PLACE NEAR U4900

Table of testpoints for U4900 including PCI CLK33M SMC, SMC LRESET L, SMC RESET L, LPC AD<1>.







LAYOUT NOTE: PLACE NEAR U2100

Table of testpoints for U2100 including SB CLK100M SATA P, SB CLK100M SATA N, IDE PDIOR L, IDE PDIORDY, IDE PDD<9>, PCIE MINI D2R P, PCIE MINI D2R N, PCIE ENET D2R P, PCIE ENET D2R N, PCIE FW D2R P, PCIE FW D2R N, DMI N2S P<0>, DMI N2S N<0>, SB CLK100M DMI P, SB CLK100M DMI N, PM SYSRST L, PM CLKRUN L, SB CLK14PM TIMER, SB CLK48M USBCTRL, PCI CLK33M SB, SB RTC RST L, SATA A D2R P, SATA A D2R N, LPC AD<1>, USB CAMERA P, USB CAMERA N, USB IR P, USB IR N, USB BT P, USB BT N, SPT SCLK, SPT SO, CLINK NB CLK, CLINK NB DATA.




FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

Table of functional testpoints for MAC-1 & ICT including "S0" RAILS (PP0V9 S0, PPVCORE CPU, PP1V8 S0, PP2V5 S0, PPMCH CORE S0, PP1V05 S0, PP1V25 S0, PP3V3 S0, PP5V S0, PP12V S0, PP1V5 S0), "S3" RAILS (PP12V S3, PP1V8 S3, PP3V3 S3, PP5V S3, PM S4 STATE L), "S5" RAILS (PP3V3 S5, PP5V S5, PP12V S5), and FOR ICT (NB CLK100M PCIE N, FSB CLK NB N, TP NB CFG<13>, TP NB CFG<12>, TP NB CFG<18>, NB CFG<19>, PCI REQ1 L, PCI REQ2 L, SB CLK100M DMI N, TP CK505 REP1, TP CK505 PC11 CLK, TP FW TCK, TP FW TMS, TP FW TDI, TP FW TDO, FW TRST L, TP FW SH, TP FW SE, TP FW NAND TREE, TP FW CE, SPI CE L<0>, SPI A SO R).



MISC GROUND VIAS - NEEDED?



Functional / ICT Test
SYNC_MASTER=JAMES SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3



2

1


GND RAILS



CHASSIS GND



NOTE:
PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



Preliminary

GROUNDING ALIASES

SYNC_MASTER=MARK SYNC_DATE=(10/02/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	9	118	

8

7

6


5

4

3

2

1



LAYOUT NOTE:
 COMP0, 2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1, 3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU FSB


SYNC_MASTER=JAMES SYNC_DATE=11/09/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D	SIZE	DRAWING NUMBER	REV.
	NONE	051-7229	33
SCALE		SHT	OF
NONE		10	118



(CPU CORE POWER)
 =PPVCORE_S0_CPU 6 11 12 53
 44 A (SV Design Target)
 41 A (SV HFM)
 30.4 A (SV LFM)
 23 A (LV Design Target)

(CPU IO POWER 1.05V)
 =PP1V05_S0_CPU 6 10 12 13 50
 4500 mA (before VCC stable)
 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)
 =PP1V5_S0_CPU 6 12
 130 mA

VID0 AD6 CPU_VID<0> 12 100
 VID1 AF5 CPU_VID<1> 12 100
 VID2 AB5 CPU_VID<2> 12 100
 VID3 AE4 CPU_VID<3> 12 100
 VID4 AE1 CPU_VID<4> 12 100
 VID5 AF7 CPU_VID<5> 12 100
 VID6 AE2 CPU_VID<6> 12 100

VCCSENSE AF7 CPU_VCCSENSE_P
 VSSSENSE AF7 CPU_VCCSENSE_N

R1100
 100
 15
 1/16W
 MF-LP
 2 402

LAYOUT NOTE:
 PLACE R1100 AND R1101 WITHIN
 1 INCH OF CPU, NO STUBS

R1101
 100
 15
 1/16W
 MF-LP
 2 402

LAYOUT NOTE:
 PROVIDE A TEST POINT (WITH NO STUB)
 TO CONNECT A DIFFERENTIAL PROBE
 BETWEEN VCCSENSE AND VSSSENSE

LAYOUT NOTE:
 CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
 ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING.

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)


CPU Power & Ground		
SYNC_MASTER=JAMES	SYNC_DATE=11/09/06	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	11	118	


CPU VCORE HF AND BULK DECOUPLING
6X 220UF, 32X 22UF 0805

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE




LAYOUT NOTE:
PLACE ON BOTTOMSIDE

CPU VCORE VID CONNECTIONS

Resistors to allow for override of CPU VID
Will probably be removed before production




VCCA (CPU AVdd) DECOUPLING



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING



LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	12	118	

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.

Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module
 Please avoid any obstructions
 on even-numbered side of J1300

eXtended Debug Port (XDP)
 SYNC_MASTER=T9_MLB_NONE SYNC_DATE=11/06/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	13	118	



NB CPU Interface
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	14	118	

LVDS Disable
 Can leave all signals NC if LVDS is not implemented.
 Tie VCC_TX_LVDS and VCCA_LVDS to GND.
 If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC
 Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.





TV-Out Disable / CRT Enable
 Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_CRT_DAC can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
 Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
 Can tie the following rails to GND:
 VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.


NOTE: Must keep VCCD_TVxDAC powered and filtered at all times!

Internal Graphics Disable
 Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
 Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
 Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
 Tie VCCA_DPLL and VCCA_DPLL to VCC (VCore).
 Tie VCC_AXG and VCC_AXG_NCTF to GND.
 Leave GFX_VID<3..0> and GFX_VR_EN as NC.



NB PEG / Video Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	15 OF 118




NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIx4 DMI x2 Select Low = DMIx2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent SDVO/PCIe x1 Low = Only SDVO or PCIe x16

NB_CFG<13:12>	
00	= RESERVED
01	= XOR Mode Enabled
10	= All-Z Mode Enabled
11	= Normal Operation

NB_CFG<13:12> require ICT access	
----------------------------------	--

- TP_NB_RSVD<1> R26 R5VD1
- TP_NB_RSVD<2> P37 R5VD2
- TP_NB_RSVD<3> R35 R5VD3
- TP_NB_RSVD<4> N35 R5VD4
- TP_NB_RSVD<5> AR12 R5VD5
- TP_NB_RSVD<6> AR13 R5VD6
- TP_NB_RSVD<7> AR12 R5VD7
- TP_NB_RSVD<8> AR13 R5VD8
- TP_NB_RSVD<9> V12 R5VD9
- TP_NB_RSVD<10> AR37 R5VD10
- TP_NB_RSVD<11> AR36 R5VD11
- TP_NB_RSVD<12> AL36 R5VD12
- TP_NB_RSVD<13> AR37 R5VD13
- TP_NB_RSVD<14> D20 R5VD14
- TP_NB_RSVD<20> H10 R5VD20
- TP_NB_RSVD<21> B51 R5VD21
- TP_NB_RSVD<22> B20 R5VD22
- TP_NB_RSVD<23> BK22 R5VD23
- TP_NB_RSVD<24> BF19 R5VD24
- TP_NB_RSVD<25> BK20 R5VD25
- TP_NB_RSVD<26> BK18 R5VD26
- TP_NB_RSVD<27> BF18 R5VD27
- TP_MEM_CLKP2 BF23 SM CK2
- TP_MEM_CLKN2 BK23 SM CK2*
- TP_MEM_CLKP5 BK24 SM CK5
- TP_MEM_CLKN5 BK24 SM CK5*
- MEM_A A<14> BF29 SA_MA14
- MEM_B A<14> BE24 SB_MA14
- TP_NB_RSVD<34> BR39 R5VD34
- TP_NB_RSVD<35> AR20 R5VD35
- TP_NB_RSVD<36> BK20 R5VD36
- TP_LVDS_A DATAP3 C48 R5VD37
- TP_LVDS_B DATAP3 D47 R5VD38
- TP_LVDS_C DATAP3 H44 R5VD39
- TP_LVDS_D DATAP3 C44 R5VD40
- TP_NB_RSVD<41> A35 R5VD41
- TP_NB_RSVD<42> R37 R5VD42
- TP_NB_RSVD<43> B36 R5VD43
- TP_NB_RSVD<44> R34 R5VD44
- TP_NB_RSVD<45> C34 R5VD45
- NB_BSEL<0> E27 CFG0
- NB_BSEL<1> N27 CFG1
- NB_BSEL<2> N24 CFG2
- NB_CFG<3> C21 CFG3 IPU
- NB_CFG<4> C23 CFG4 IPU
- NB_CFG<5> E23 CFG5 IPU
- NB_CFG<6> N23 CFG6 IPU
- NB_CFG<7> G23 CFG7 IPU
- NB_CFG<8> J20 CFG8 IPU
- NB_CFG<9> C20 CFG9 IPU
- TP_NB_CFG<10> R24 CFG10 IPU
- TP_NB_CFG<11> L23 CFG11 IPU
- TP_NB_CFG<12> J23 CFG12 IPU
- TP_NB_CFG<13> E23 CFG13 IPU
- TP_NB_CFG<14> R20 CFG14 IPU
- TP_NB_CFG<15> K23 CFG15 IPU
- NB_CFG<16> M20 CFG16 IPU
- TP_NB_CFG<17> M24 CFG17 IPU
- TP_NB_CFG<18> L32 CFG18 IPD
- NB_CFG<19> N31 CFG19 IPD
- NB_CFG<20> L33 CFG20 IPD
- PM_BMBUSY L G41 PM_BM_BUSY*
- PM_DPRSTP L L19 PM_DPRSTP*
- PM_EXT_TS0 L L16 PM_EXT_TS0*
- PM_EXT_TS1 L J36 PM_EXT_TS1*
- VR_PWRGOOD_DELAY AM49 PWROK
- NB_RESET L AV20 RSTIN*
- PM_THRMTRIP L N20 THERMTRIP*
- PM_DPRSLPVR G16 DPRSLPVR
- TP_NB_NC<1> B251 NC1
- TP_NB_NC<2> BK51 NC2
- TP_NB_NC<3> BK50 NC3
- TP_NB_NC<4> BK50 NC4
- TP_NB_NC<5> BK49 NC5
- TP_NB_NC<6> BK3 NC6
- TP_NB_NC<7> BK2 NC7
- TP_NB_NC<8> BK1 NC8
- TP_NB_NC<9> BK1 NC9
- TP_NB_NC<10> E1 NC10
- TP_NB_NC<11> A5 NC11
- TP_NB_NC<12> C51 NC12
- TP_NB_NC<13> H50 NC13
- TP_NB_NC<14> A50 NC14
- TP_NB_NC<15> A49 NC15
- TP_NB_NC<16> BK2 NC16

- SM_CK0 AV23 MEM_CLK_P<0>
- SM_CK1 BK23 MEM_CLK_P<1>
- SM_CK3 BK23 MEM_CLK_P<3>
- SM_CK4 AV23 MEM_CLK_P<4>
- SM_CK0* AW20 MEM_CLK_N<0>
- SM_CK1* BK23 MEM_CLK_N<1>
- SM_CK3* BK23 MEM_CLK_N<3>
- SM_CK4* BK23 MEM_CLK_N<4>
- SM_CKE0 BE23 MEM_CKE<0>
- SM_CKE1 AY32 MEM_CKE<1>
- SM_CKE3 BK39 MEM_CKE<3>
- SM_CKE4 BK37 MEM_CKE<4>
- SM_CS0* BK20 MEM_CS_L<0>
- SM_CS1* BK16 MEM_CS_L<1>
- SM_CS2* BK16 MEM_CS_L<2>
- SM_CS3* BK13 MEM_CS_L<3>
- SM_ODT0 H18 MEM_ODT<0>
- SM_ODT1 BK15 MEM_ODT<1>
- SM_ODT2 BK14 MEM_ODT<2>
- SM_ODT3 BK16 MEM_ODT<3>
- SM_RCOMP BK15 MEM_RCOMP
- SM_RCOMP* BK14 MEM_RCOMP_L
- SM_RCOMP_VOH BK11 MEM_RCOMP_VOH
- SM_RCOMP_VOL BK11 MEM_RCOMP_VOL
- SM_VREF0 AM49
- SM_VREF1 AW4
- DPLL_REF_CLK B42 =NB_CLK96M_DOT_P
- DPLL_REF_CLK* C42 =NB_CLK96M_DOT_N
- DPLL_REF_SSCLK H48 =NB_CLK100M_DPLLSS_P
- DPLL_REF_SSCLK* H47 =NB_CLK100M_DPLLSS_N
- PEG_CLK K44 NB_CLK100M_PCIE_P
- PEG_CLK* K45 NB_CLK100M_PCIE_N
- Clk used for PEG and DMI
- DMI_RXN0 AM47 DMI_S2N_N<0>
- DMI_RXN1 AJ38 DMI_S2N_N<1>
- DMI_RXN2 AM42 DMI_S2N_N<2>
- DMI_RXN3 AM44 DMI_S2N_N<3>
- DMI_RXP0 AM47 DMI_S2N_P<0>
- DMI_RXP1 AJ39 DMI_S2N_P<1>
- DMI_RXP2 AM41 DMI_S2N_P<2>
- DMI_RXP3 AM43 DMI_S2N_P<3>
- DMI_TXN0 AJ44 DMI_N2S_N<0>
- DMI_TXN1 AJ41 DMI_N2S_N<1>
- DMI_TXN2 AM40 DMI_N2S_N<2>
- DMI_TXN3 AM44 DMI_N2S_N<3>
- DMI_TXP0 AM47 DMI_N2S_P<0>
- DMI_TXP1 AJ42 DMI_N2S_P<1>
- DMI_TXP2 AM39 DMI_N2S_P<2>
- DMI_TXP3 AM43 DMI_N2S_P<3>
- GFX_VID0 E35 =GFX_VID<0>
- GFX_VID1 A39 =GFX_VID<1>
- GFX_VID2 C38 =GFX_VID<2>
- GFX_VID3 B39 =GFX_VID<3>
- GFX_VID4 E39 =GFX_VID<4>
- GFX_VR_EN E36 =GFX_VR_EN
- CL_CLK AM49 CLINK_NB_CLK
- CL_DATA AK50 CLINK_NB_DATA
- CL_PWROK AT43 =NB_CLINK_MPWROK
- CL_RST* AM49 CLINK_NB_RESET_L
- CL_VREF AM50 10k NB_CLINK_VREF
- SDVO_CTRL_CLK H35 SDVO_CTRLCLK
- SDVO_CTRL_DATA K36 SDVO_CTRLDATA
- CLKREQ* G39 NB_CLKREQ_L
- ICH_SYNC* G40 NB_SB_SYNC_L
- TEST1 A37 NB_TEST1
- TEST2 R32 NB_TEST2



NOTE: GMCH CL_PWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CL_PWROK to PWROK.

NB Misc Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=01/21/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7229	33
SCALE	SHT	OF
NONE	16	118



APPLE COMPUTER INC.



NB DDR2 Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	17	118	



Current numbers from Crestline EDS, doc #21749.

NB Power 1
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 18 OF 118		
NONE			



Current numbers from Crestline EDS, doc #21749.

NB Power 2


SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHEET 19 OF 118	



Crestline Thermal Diode Pins
 Mainly for investigation. If not used,
 alias these nets directly to GND.

NB Grounds
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	20		118




NB Standard Decoupling

SYNC_MASTER=JAMES SYNC_DATE=11/03/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7229	33
SCALE	SHT	OF
NONE	21	118






Current numbers from Crestline EDS, doc #21749.

NOTE:
SANTA ROSA DESIGN GUIDE REV 1.5
P. 227-228 TABLE 95


NOTE:
SANTA ROSA DESIGN GUIDE REV 1.5
P. 227-228 TABLE 95

15	LVDS BKLT_CTL	TP LVDS BKLT_CTL
15	LVDS BKLT_EN	TRUE TP LVDS BKLT_EN
15	LVDS_CTRL_CLK	TRUE
15	LVDS_CTRL_DATA	
15	LVDS_DDC_CLK	
15	LVDS_DDC_DATA	
15	LVDS_VDD_EN	TRUE TP LVDS_VDD_EN
15	LVDS_IBG	TP LVDS_IBG
15	LVDS_VREFH	TRUE TP LVDS_VREFH
15	LVDS_VREFL	TRUE TP LVDS_VREFL
15	LVDS_A_CLK_N	TRUE TP LVDS_A_CLK_N
15	LVDS_A_CLK_P	TRUE TP LVDS_A_CLK_P
15	LVDS_B_CLK_N	TRUE TP LVDS_B_CLK_N
15	LVDS_B_CLK_P	TRUE TP LVDS_B_CLK_P
15	LVDS_A_DATA_N<0>	TRUE TP LVDS_A_DATA_N<0>
15	LVDS_A_DATA_N<1>	TRUE TP LVDS_A_DATA_N<1>
15	LVDS_A_DATA_N<2>	TRUE TP LVDS_A_DATA_N<2>
15	LVDS_A_DATA_P<0>	TRUE TP LVDS_A_DATA_P<0>
15	LVDS_A_DATA_P<1>	TRUE TP LVDS_A_DATA_P<1>
15	LVDS_A_DATA_P<2>	TRUE TP LVDS_A_DATA_P<2>
15	LVDS_B_DATA_N<0>	TRUE TP LVDS_B_DATA_N<0>
15	LVDS_B_DATA_N<1>	TRUE TP LVDS_B_DATA_N<1>
15	LVDS_B_DATA_N<2>	TRUE TP LVDS_B_DATA_N<2>
15	LVDS_B_DATA_P<0>	TRUE TP LVDS_B_DATA_P<0>
15	LVDS_B_DATA_P<1>	TRUE TP LVDS_B_DATA_P<1>
15	LVDS_B_DATA_P<2>	TRUE TP LVDS_B_DATA_P<2>
15	=TV_A_DAC	
15	=TV_B_DAC	
15	=TV_C_DAC	
15	=TV_A_RTN	
15	=TV_B_RTN	
15	=TV_C_RTN	
15	TV_DCONSEL<0>	
15	TV_DCONSEL<1>	
15	=CRT_BLUE	
15	=CRT_BLUE_L	
15	=CRT_GREEN	
15	=CRT_GREEN_L	
15	=CRT_RED	
15	=CRT_RED_L	
15	CRT_DDC_CLK	
15	CRT_DDC_DATA	
15	=CRT_HSYNC_R	
15	=CRT_TVO_IREF	
15	=CRT_VSYNC_R	
16	=NB_CLK96M_DOT_P	
16	=NB_CLK96M_DOT_N	
16	=NB_CLK100M_DPLLSS_P	
16	=NB_CLK100M_DPLLSS_N	
16	SDVO_CTRLCLK	
16	SDVO_CTRLDATA	
16	GFX_VID<1>	TRUE TP GFX_VID<1>
16	GFX_VID<2>	TRUE TP GFX_VID<2>
16	GFX_VID<3>	TRUE TP GFX_VID<3>
16	GFX_VID<4>	TRUE TP GFX_VID<4>
16	=GFX_VR_EN	TRUE TP GFX_VR_EN



NB Graphics Decoupling
 SYNC_MASTER=JAMES SYNC_DATE=10/16/06
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
SCALE NONE	SHT 22	OF 118	



HDA	
HDA_BIT_CLK	24.000MHz CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOOT	INTEGRATED PD
ACE_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC		
SYNC_MASTER=T9_MLB_NONE	SYNC_DATE=05/07/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	23	118	





NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT

I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = H
 SPI_CS# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)



Provide a pull-down on this GPIO if not used.

SB PCI, PCIe, DMI, USB

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=05/07/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7229	33
SCALE	SHT	OF
NONE	24	118



SB Pwr Mgt, GPIO, Clink		
SYNC_MASTER=T9_MLB_NOME	SYNC_DATE=05/07/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	25	118	




Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

NOTE:
VccHDA and VccSusHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.

SB Power & Ground
 SYNC_MASTER=T9_MLB_NONE SYNC_DATE=05/07/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7229	33
SCALE	SHT	OF
NONE	26	118



SB Decoupling

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	27	118	

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


RTC Power Sources




SB RTC Crystal



CPU VCORE FORCEPSI UNUSED




VRMPWRGD INVERTER



Platform Reset Connections


Unbuffered




UNUSED PCI BUS

- PCI AD<0> MAKE_BASE=TRUE TP PCI AD 0
- PCI AD<1> MAKE_BASE=TRUE TP PCI AD 1
- PCI AD<2> MAKE_BASE=TRUE TP PCI AD 2
- PCI AD<3> MAKE_BASE=TRUE TP PCI AD 3
- PCI AD<4> MAKE_BASE=TRUE TP PCI AD 4 NO_TEST=TRUE
- PCI AD<5> MAKE_BASE=TRUE TP PCI AD 5
- PCI AD<6> MAKE_BASE=TRUE TP PCI AD 6
- PCI AD<7> MAKE_BASE=TRUE TP PCI AD 7
- PCI AD<8> MAKE_BASE=TRUE TP PCI AD 8
- PCI AD<9> MAKE_BASE=TRUE TP PCI AD 9
- PCI AD<10> MAKE_BASE=TRUE TP PCI AD 10
- PCI AD<11> MAKE_BASE=TRUE TP PCI AD 11
- PCI AD<12> MAKE_BASE=TRUE TP PCI AD 12
- PCI AD<13> MAKE_BASE=TRUE TP PCI AD 13
- PCI AD<14> MAKE_BASE=TRUE TP PCI AD 14
- PCI AD<15> MAKE_BASE=TRUE TP PCI AD 15
- PCI AD<16> MAKE_BASE=TRUE TP PCI AD 16
- PCI AD<17> MAKE_BASE=TRUE TP PCI AD 17
- PCI AD<18> MAKE_BASE=TRUE TP PCI AD 18
- PCI AD<19> MAKE_BASE=TRUE TP PCI AD 19
- PCI AD<20> MAKE_BASE=TRUE TP PCI AD 20
- PCI AD<21> MAKE_BASE=TRUE TP PCI AD 21
- PCI AD<22> MAKE_BASE=TRUE TP PCI AD 22
- PCI AD<23> MAKE_BASE=TRUE TP PCI AD 23
- PCI AD<24> MAKE_BASE=TRUE TP PCI AD 24
- PCI AD<25> MAKE_BASE=TRUE TP PCI AD 25
- PCI AD<26> MAKE_BASE=TRUE TP PCI AD 26
- PCI AD<27> MAKE_BASE=TRUE TP PCI AD 27
- PCI AD<28> MAKE_BASE=TRUE TP PCI AD 28
- PCI AD<29> MAKE_BASE=TRUE TP PCI AD 29
- PCI AD<30> MAKE_BASE=TRUE TP PCI AD 30
- PCI AD<31> MAKE_BASE=TRUE TP PCI AD 31
- PCI C BE L<0> MAKE_BASE=TRUE TP PCI C BE L 0
- PCI C BE L<1> MAKE_BASE=TRUE TP PCI C BE L 1
- PCI C BE L<2> MAKE_BASE=TRUE TP PCI C BE L 2
- PCI C BE L<3> MAKE_BASE=TRUE TP PCI C BE L 3
- PCI_RST_L MAKE_BASE=TRUE TP PCI_RST_L
- PCI_PAR MAKE_BASE=TRUE TP_PCI_PAR

RE-PURPOSED GPIOs



UNUSED GPIOs




SB Misc

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	28	118	



NEED TO CHECK CAP VALUE



PGMODE for CK410M compatibility
Pull-down with 475-ohm resistor.
Internal pull-up for CK505 mode.

CK505: Pin 2 = CKPWRGD/PD#
CK410: Pin 2 = VTT_PWRGD#/PD

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > Spare 14.318MHz

NOTE:
SYNCED FROM T9_MLB_NOME
ADDED 475-OHM RESISTOR TO NB_CLKREQ_L PER INTEL
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

Clock (CK505)

SYNC_MASTER=JAMES SYNC_DATE=11/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	29	118	

CLK Termination


(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

CK505 Configuration Straps

FCT_SEL (GFX clock select)



FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD



NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

CLKREQ Controls

Silego SL8LP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



Unused Clocks



Clock Termination

SYNC_MASTER=JAMES SYNC_DATE=10/18/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	30 OF 118

Page Notes

Power aliases required by this page:

- =PP1V8_S3_MEM
- =PP0V9_S3_MEM_VREF
- =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:

- =I2C_MEM_SCL
- =I2C_MEM_SDA


BOM options provided by this page:

(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=JAMES SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	31	118	

Page Notes

Power aliases required by this page:
 - =PPIV8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)




DDR2 SO-DIMM Connector B
 SYNC_MASTER=JAMES SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	32	118	

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector




PROPRIETARY

PROPRIETARY

Memory Active Termination
 SYNC_MASTER=JAMES SYNC_DATE=12/04/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	33		118



Page Notes


Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V9R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBL (See note by pin)

BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

PHY	Yukon EC	Yukon Ultra
=PP1V2_ENET_PHY	No link: 171 mA 10 Mbps: 179 mA 100 Mbps: 203 mA 1000 Mbps: 426 mA	No link: 130 mA 10 Mbps: 130 mA 100 Mbps: 150 mA 1000 Mbps: 290 mA
=PP3V3_ENET_PHY	No link: 4 mA 10 Mbps: 4 mA 100 Mbps: 4 mA 1000 Mbps: 4 mA	No link: 60 mA 10 Mbps: 70 mA 100 Mbps: 70 mA 1000 Mbps: 80 mA
=PP1V9R2V5_ENET_PHY	No link: 82 mA 10 Mbps: 108 mA 100 Mbps: 126 mA 1000 Mbps: 218 mA	No link: 0 mA 10 Mbps: 30 mA 100 Mbps: 40 mA 1000 Mbps: 150 mA



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCV8, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8058, GIGABIT ENET XCV8, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EEPROM, SERIAL IIC, 8XB1T, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 18, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- ALIAS =YUKON_EC_PP2V5_ENET TO PP1V9R2V5_ENET_PHY_AVDD, ADD 1X 0.1UF AND 1X 0.001UF CAPS
- USE 0-OHM RESISTORS OR VARIABLE SUPPLY TO PROVIDE 1.8V OR 2.5V TO =PP1V9R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC_MASTER=DOUG SYNC_DATE=11/08/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	OF 118
		37	


YUKON 1.9/2.5 RAIL SUPPLY



YUKON EC / YUKON ULTRA SUPPORT



YUKON 1.2 RAIL SUPPLY




YUKON T9 ALIASES

- TP_YUKON_CTRL18 = ENET_CTRL19R25
- TP_YUKON_CTRL12 = ENET_CTRL12
- =ENET_VMAIN_AVLBL = =PP3V3_S0_ENET

YUKON/ULTRA SUPPORT
 SYNC_MASTER=DOUG SYNC_DATE=(10/02/2006)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 38 OF 118		
NONE			




NOTE: N AND P SWAPPED FOR ROUTING!!!

NOTE: N AND P SWAPPED BACK FOR HUB COMPATABILITY!!!

NOTE: PLACE CLOSE TO CONNECTOR

ETHERNET CONNECTOR		
SYNC_MASTER=DOUG	SYNC_DATE=11/06/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	39	118	



LAYOUT NOTE: PLACE C4010, C4011 CLOSE TO SOUTHBRIDGE(U2300)

LAYOUT NOTE: PLACE C4020, C4021 CLOSE TO FW643(U4000)

LAYOUT NOTE: PLACE Y4000 WITHIN 1.27CM OF XO/XI PINS

FW: 1394B CONTROLLER
 SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 40 OF 118		
NONE			


D

C


B

A

FW643 1.0V GENERATION




1394 PHY DATA/STROBE OPTIONS




FW643 DECOUPLING

NOTE: PLACE 1 CAP CLOSE TO EACH POWER PIN ON U4000



FW 3.3V FILTERING



FW PCIE ALIASES

TP_PCIE_FW_R2D_C_N	==	PCIE_FW_R2D_C_N	33
		MAKE_BASE=TRUE	
TP_PCIE_FW_R2D_C_P	==	PCIE_FW_R2D_C_P	33
		MAKE_BASE=TRUE	
PCIE_FW_D2R_N	==	TP_PCIE_FW_D2R_N	19
		MAKE_BASE=TRUE	
PCIE_FW_D2R_P	==	TP_PCIE_FW_D2R_P	19
		MAKE_BASE=TRUE	

FW: 1394B MISC

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	42	118	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300, FL408	ORIGINAL TOKO CHOKE

FIREWIRE CONNECTORS

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 43 OF 118		
NONE			

8

7

6

5

4

3

2

1

D

D

C


C

B



B

A

A



IDE (ODD) Connector



PATA Connector
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	44		118

8

7

6


5

4


3

2


1




SATA Port A




SATA Activity LED



UNUSED SATA PORTS



ICH SATA Support



SATA Connectors

SYNC_MASTER=DOUG SYNC_DATE=10/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	45		118

USB/SMC DEBUG MUX



UNUSED EXTERNAL USB PORT(S)

103 24 USB_EXTD_N == TP USB_EXTD_N
 SB HAS INTERNAL 15K PULL-DOWNS MAKE_BASE=TRUE
 103 24 USB_EXTD_P == TP USB_EXTD_P
 MAKE_BASE=TRUE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15580232	15580289		ALL	ORIGINAL TOKO CHOKE

EXTERNAL USB CONNECTORS


SYNC_MASTER=DOUG SYNC_DATE=12/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	46 OF 118

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


M13D (Bluetooth) Connector



CAMERA CONNECTOR



UNUSED INTERNAL USB PORTS



Internal USB Connections




SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	REV.
NONE	47	118	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC
 SYNC_MASTER=T9_MLB_NONE SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	49 OF 118

SMC Reset Button / Brownout Detect




POWER BUTTON


SILK_PART=PWR BTN



SMC Crystal Circuit



SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381278	0	ALL	Intersil ISL60002-33


UNUSED TP/NC ALIASES

- 49 SMC_BATT_ISET == NC_SMC_BATT_ISET NO_TEST=TRUE
- 49 SMC_SYS_ISET == NC_SMC_SYS_ISET NO_TEST=TRUE
- 49 SMC_BATT_VSET == NC_SMC_BATT_VSET NO_TEST=TRUE
- 49 SMC_SYS_VSET == NC_SMC_SYS_VSET NO_TEST=TRUE
- 49 SMC_BATT_TRICKLE_EN_L == NC_SMC_BATT_TRICKLE_EN_L
- 49 SMC_BATT_CHG_EN == NC_SMC_BATT_CHG_EN
- 100 SMC_X_AXIS == NC_SMC_X_AXIS NO_TEST=TRUE
- 100 SMC_Y_AXIS == NC_SMC_Y_AXIS NO_TEST=TRUE
- 100 SMC_Z_AXIS == NC_SMC_Z_AXIS NO_TEST=TRUE
- 49 ALS_GAIN == NC_ALS_GAIN NO_TEST=TRUE
- 49 ALS_LEFT == TP_ALS_LEFT
- 49 SMC_P14 == TP_SMC_P14
- 49 SMC_P20 == TP_SMC_P20
- 49 SMC_P21 == TP_SMC_P21
- 49 SMC_P22 == TP_SMC_P22
- 49 SMC_P23 == TP_SMC_P23
- 49 SMC_P26 == TP_SMC_P26
- 49 SMC_P27 == TP_SMC_P27
- 49 SMC_P43 == TP_SMC_P43
- 49 SMC_P44 == TP_SMC_P44
- 49 SMC_P45 == TP_SMC_P45
- 49 SMC_P62 == TP_SMC_P62
- 49 SMC_P63 == TP_SMC_P63
- 49 SMC_P64 == TP_SMC_P64
- 49 SMC_P81 == TP_SMC_P81
- 49 SMC_PFO == TP_SMC_PFO
- 49 SMC_PF1 == TP_SMC_PF1
- 49 SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- 49 SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- 49 SMC_PM_G2_EN == TP_SMC_PM_G2_EN
- 49 SMC_ADAPTER_EN == TP_SMC_ADAPTER_EN
- 49 SMC_SYS_KBDLED == TP_SMC_SYS_KBDLED
- 49 SMC_EXCARD_PWR_EN == TP_SMC_EXCARD_PWR_EN
- 49 SMC_RSTGATE_L == TP_SMC_RSTGATE_L
- 49 SMS_ONOFF_L == TP_SMS_ONOFF_L
- 49 SMC_P46 == TP_SMC_P46

UNUSED SENSORS

- 49 SMC_NB_IV8_ISENSE == NC_SMC_NB_IV8_ISENSE NO_TEST=TRUE
- 49 SMC_NB_CORE_ISENSE == NC_SMC_NB_CORE_ISENSE NO_TEST=TRUE
- 49 SMC_DCIN_ISENSE == UNUSED_SMC_SENSE
- 49 SMC_PBUS_VSENSE == UNUSED_SMC_SENSE
- 49 SMC_BATT_ISENSE == UNUSED_SMC_SENSE
- 49 SMC_NB_IV25_ISENSE == UNUSED_SMC_SENSE

SMC FSB to 3.3V Level Shifting



MISC. SIGNAL ALIASES



- 49 SMC_ANALOG_ID == ACDC_TEMP
- 49 SMC_SUS_CLK == SUS_CLK_SB
- 49 PM_LAN_PWRGD == ALL_SYS_PWRGD

SYSTEM (SLEEP) LED CIRCUITS

ILED = 20 MA
 IREF = 5 MA @ 12V
 VBASE = VFMAX LED = 4V * 2 = 8
 BETA APPROX 150
 VBESAT APPROX 0.75 V

$R5051 = -(VBESAT - VDD + VBASE) / IREF$
 $R5052 = (BETA * VBASE) / (ILED + IREF + IREF * BETA)$

$LN(ILED / IREF) = (VBE2 - VBESAT) / 0.026$
 $R5050 = (BETA / (BETA + 1)) * ((VDD - VBASE - VBE2) / ILED)$



SILK_PART=SIL

J5050 53398-0276

M-ST-SM

CRITICAL

518S0327

SMC Support

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	50 OF 118



LPC+ Debug Connector

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	51		118


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




UNUSED SMC "BATTERY A" SMBUS CONNECTIONS




SMC "B" SMBus Connections



UNUSED SMC "MANAGEMENT" SMBUS CONNECTIONS







UNUSED ICH8-M ME SMBUS CONNECTIONS




SMBUS CONNECTIONS
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 52 OF 118		
NONE			



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



M78 SET FOR APPROX 3V AT 5A ON PWRSRC
 MXM-HE CAN GO TO 16A, BUT M78
 CARDS TARGET MAX 55W AT 12V

SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

SCALE	COUNT
1.3289 A/V	.004286786 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480264	1	RES, 3.01K, 1%, 402	R5351	20_INCH_LCD
11480254	1	RES, 2.43K, 1%, 402	R5351	24_INCH_LCD

Current & Voltage Sensing

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	REV.
NONE	53	118	



Thermal Sensors		
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	55 OF 118



HD AND OD FAN

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	56	118	



CPU FAN

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	57	118	



Preliminary

ALS Support

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE		SHT	OF
NONE		58	118



Preiminary

SPI BootROM

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY






THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE		SHT	OF
NONE		61	118



POWER SEQUENCING BLOCK DIAGRAM

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	69	118	



PGOOD and Power Sequencing

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	70	118	



These caps are for Q7100

These caps are for Q7102

LAYOUT NOTE:
Place R7126 in hot spot of reg circuit.

LAYOUT NOTE:
PLACE R7108 CLOSE TO RBIAS PIN

LAYOUT NOTE:
PLACE CLOSE TO L7100

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0333	1	RES,MTL FILM,1/16W,15.8K,1,0402,SM,LF	R7116		HIGH_TDP
114S0327	1	RES,MTL FILM,1/16W,13.7K,1,0402,SM,LF	R7116		LOW_TDP


TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:
 - 35W TDP: 55A CONTINUOUS CURRENT
 SET R7116 TO 13.7K; OC TRIP POINT OF 65.2A
 - 55W TDP: 64A CONTINUOUS CURRENT
 SET R7116 TO 15.8K; OC TRIP POINT OF 75.2A

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

IMVP6 CPU VCore Regulator
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	71	118	

IMVP6 CPU VCORE REGULATOR



72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	453
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	454
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	455
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	456
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	457
72	71	IMVP6_ISEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	458
72	72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	459
72	72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	460
72	72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	461

IMVP6 3RD PHASE

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 72 OF 118		
NONE			


1.5V S0 & 1.05V S0 RAILS



1.5V S0
M72/78
POWER BUDGET
PEAK=2.77A
AVE=2.45A

1.05V S0
M72/78
POWER BUDGET
PEAK=3.43A
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES
SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	73 OF 118

1.25V S0 & MCH CORE RAILS



1.25V S0
M72778
POWER BUDGET
PEAK=2.54A
AVE=2.01A

MCH CORE S0
M72778
POWER BUDGET
CR_STD:
PEAK=10.1A
AVE=7.12A
CR_E:
PEAK=10.3A
AVE=6.31A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES,MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES,MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

1.25V / MCH CORE SUPPLIES

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	74	118	

1.8V S3 / MEM VTT RAILS




DDR2 Vtt Regulator



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	75	118	

5V S5 & 3.3V S3 RAILS



5V S5 / 3.3V S3 SUPPLIES


SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	76	118	

3.3V S5 RAIL




2.5V S0 RAIL



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

3.3V / 2.5V POWER SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	77 OF 118



Page Notes

Power aliases required by this page:

- =PP12V_S0_MXM
- =PP5V_S0_MXM
- =PP1V8_S0_MXM

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Note: PCI-E Lanes are reversed to untangle routes
Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
Polarity is also inverted (Tx+ goes to Rx-) to untangle routes


MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

APPLE P/N: 51680562

J8400
AS0B52X-S43E-XF
F-RT-SM
(1 OF 2)



(FOR ROUTING EASE ON M72/M78
(POLARITY REVERSED FOR LANES 4,7,14)

(FOR ROUTING EASE ON M72/M78
(POLARITY REVERSED FOR LANES 0-2)

PLACE CAPS NEAR NB

PRSN2_L: RESERVED FOR FUTURE USE

101 15	PEG R2D C P<0>	C8420	0.1uF	1	2	101 PEG R2D P<15>	40	PEX_TX15_L	37	PEG D2R N<0>	15	101
101 15	PEG R2D C N<0>	C8421	0.1uF	1	2	101 PEG R2D N<15>	42	PEX_TX15	41	PEG D2R P<0>	15	101
101 15	PEG R2D C P<1>	C8422	0.1uF	1	2	101 PEG R2D P<14>	44	GND23	43	PEG D2R N<1>	15	101
101 15	PEG R2D C N<1>	C8423	0.1uF	1	2	101 PEG R2D N<14>	46	PEX_TX14_L	45	PEG D2R P<1>	15	101
101 15	PEG R2D C P<2>	C8424	0.1uF	1	2	101 PEG R2D P<13>	48	PEX_TX14	47	PEG D2R N<2>	15	101
101 15	PEG R2D C N<2>	C8425	0.1uF	1	2	101 PEG R2D N<13>	50	GND24	49	PEG D2R P<2>	15	101
101 15	PEG R2D C P<3>	C8426	0.1uF	1	2	101 PEG R2D P<12>	52	PEX_TX13_L	51	PEG D2R N<3>	15	101
101 15	PEG R2D C N<3>	C8427	0.1uF	1	2	101 PEG R2D N<12>	54	PEX_TX13	53	PEG D2R P<3>	15	101
101 15	PEG R2D C P<4>	C8428	0.1uF	1	2	101 PEG R2D P<11>	56	GND25	55	PEG D2R N<4>	15	101
101 15	PEG R2D C N<4>	C8429	0.1uF	1	2	101 PEG R2D N<11>	58	PEX_TX12_L	57	PEG D2R P<4>	15	101
101 15	PEG R2D C P<5>	C8430	0.1uF	1	2	101 PEG R2D P<10>	60	PEX_TX12	59	PEG D2R N<5>	15	101
101 15	PEG R2D C N<5>	C8431	0.1uF	1	2	101 PEG R2D N<10>	62	GND26	61	PEG D2R P<5>	15	101
101 15	PEG R2D C P<6>	C8432	0.1uF	1	2	101 PEG R2D P<9>	64	PEX_TX11_L	63	PEG D2R N<6>	15	101
101 15	PEG R2D C N<6>	C8433	0.1uF	1	2	101 PEG R2D N<9>	66	PEX_TX11	65	PEG D2R P<6>	15	101
101 15	PEG R2D C P<7>	C8434	0.1uF	1	2	101 PEG R2D P<8>	68	GND27	67	PEG D2R N<7>	15	101
101 15	PEG R2D C N<7>	C8435	0.1uF	1	2	101 PEG R2D N<8>	70	PEX_TX10_L	69	PEG D2R P<7>	15	101
101 15	PEG R2D C P<8>	C8436	0.1uF	1	2	101 PEG R2D P<7>	72	PEX_TX10	71	PEG D2R N<8>	15	101
101 15	PEG R2D C N<8>	C8437	0.1uF	1	2	101 PEG R2D N<7>	74	GND28	73	PEG D2R P<8>	15	101
101 15	PEG R2D C P<9>	C8438	0.1uF	1	2	101 PEG R2D P<6>	76	PEX_TX9_L	75	PEG D2R N<9>	15	101
101 15	PEG R2D C N<9>	C8439	0.1uF	1	2	101 PEG R2D N<6>	78	PEX_TX9	77	PEG D2R P<9>	15	101
101 15	PEG R2D C P<10>	C8440	0.1uF	1	2	101 PEG R2D P<5>	80	GND29	79	PEG D2R N<10>	15	101
101 15	PEG R2D C N<10>	C8441	0.1uF	1	2	101 PEG R2D N<5>	82	PEX_TX8_L	81	PEG D2R P<10>	15	101
101 15	PEG R2D C P<11>	C8442	0.1uF	1	2	101 PEG R2D P<4>	84	PEX_TX8	83	PEG D2R N<11>	15	101
101 15	PEG R2D C N<11>	C8443	0.1uF	1	2	101 PEG R2D N<4>	86	GND30	85	PEG D2R P<11>	15	101
101 15	PEG R2D C P<12>	C8444	0.1uF	1	2	101 PEG R2D P<3>	88	PEX_TX7_L	87	PEG D2R N<12>	15	101
101 15	PEG R2D C N<12>	C8445	0.1uF	1	2	101 PEG R2D N<3>	90	PEX_TX7	89	PEG D2R P<12>	15	101
101 15	PEG R2D C P<13>	C8446	0.1uF	1	2	101 PEG R2D P<2>	92	GND31	91	PEG D2R N<13>	15	101
101 15	PEG R2D C N<13>	C8447	0.1uF	1	2	101 PEG R2D N<2>	94	PEX_TX6_L	93	PEG D2R P<13>	15	101
101 15	PEG R2D C P<14>	C8448	0.1uF	1	2	101 PEG R2D P<1>	96	PEX_TX6	95	PEG D2R N<14>	15	101
101 15	PEG R2D C N<14>	C8449	0.1uF	1	2	101 PEG R2D N<1>	98	GND32	97	PEG D2R P<14>	15	101
101 15	PEG R2D C P<15>	C8450	0.1uF	1	2	101 PEG R2D P<0>	100	PEX_TX5_L	99	PEG D2R N<15>	15	101
101 15	PEG R2D C N<15>	C8451	0.1uF	1	2	101 PEG R2D N<0>	102	PEX_TX5	101	PEG D2R P<15>	15	101

MXM PCI-E & PWR
SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	84	118	

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP2V5_S0_MXM

Signal aliases required by this page:
 - =SMB_GPU_THRM_DATA
 - =SMB_GPU_THRM_CLK

BOM options provided by this page:
 24_INCH_LCD



MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



MXM I/O

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	85	118	


Page Notes

Power aliases required by this page:
 - =PPV_S0_LCD_24INCH
 - =PPV_S0_LCD_20INCH
 - =PP3V3_S0_VIDEO

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 20_INCH_LCD, 24_INCH_LCD

LCD (LVDS) INTERFACE




INVERTER INTERFACE

INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR



CRITICAL
SDF9000
 STDOFF-3MMOD4.6MMH-1.35-TH

516S0241
 CRITICAL
J9002
 53307-3052
 F-ST-SM



Panel has 4.7K DDC pull-ups
 MXM also has 2.2K pull-ups

CRITICAL
SDF9001
 STDOFF-3MMOD4.6MMH-1.35-TH


INTERNAL DISPLAY CONNS

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	90	118	



ANALOG FILTERING
PLACE CLOSE TO CONNECTOR

PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR


VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35381700	1	QUAD SPST HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

Analog Video Support
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	91 OF 118



DVI DDC CURRENT LIMIT DVI INTERFACE
(55mA requirement per DVI spec)

PLACE CLOSE TO MINI-DVI CONNECTOR
3V LEVEL SHIFTERS

DON'T USE M51 SPECIFIC: 514S0129
APPLE PN: 514S0167

CRITICAL J9410
MINI-DVI-M72
F-ST-SM

FOR IMAGE PLANE, THE SHELL PINS OF THE CONNECTOR
ARE ALIASED DIRECTLY TO DIGITAL GROUND
IF CAPS ARE NECESSARY LATER, THEY SHOULD
BE ADDED TO THE PAGE WHERE SIGNAL
=GND_CHASSIS_DVI IS CONNECTED

R9414 SHOULD BE GREATER THAN 0
IF MXM CARD DOES NOT HAVE A
CURRENT LIMITING RESISTOR ON THIS LINE


External Display Conns

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	94	118	



D
C
B
A

D
C
B
A

MLB: AUDIO CONNECTOR
 SYNC_MASTER=DEREK SYNC_DATE=4/23/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	98		118

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM
TVDAC			
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	ROW	
	PHYSICAL	SPACING			
PEG_R2D	PCIE_100D	PCIE	PEG_R2D_P<15..0>	84	
	PCIE_100D	PCIE	PEG_R2D_N<15..0>	84	
	PCIE_100D	PCIE	PEG_R2D_C_P<15..0>	15 84	
	PCIE_100D	PCIE	PEG_R2D_C_N<15..0>	15 84	
	PEG_D2R	PCIE_100D	PCIE	PEG_D2R_P<15..8>	15 84
		PCIE_100D	PCIE	PEG_D2R_N<15..8>	15 84
		PCIE_100D	PCIE	PEG_D2R_P<7>	7 15 84
		PCIE_100D	PCIE	PEG_D2R_N<7>	7 15 84
	PEG_D2R_EP	PCIE_100D	PCIE	PEG_D2R_EP_P<6..0>	15 84
		PCIE_100D	PCIE	PEG_D2R_EP_N<6..0>	15 84
	DMI_N2S	DMI_100D	DMI	DMI_N2S_P<3..1>	16 24
		DMI_100D	DMI	DMI_N2S_P<0>	7 16 24
DMI_100D		DMI	DMI_N2S_N<3..0>	7 16 24	
DMI_S2N		DMI_100D	DMI	DMI_S2N_P<3..1>	16 24
		DMI_100D	DMI	DMI_S2N_P<0>	7 16 24
DMI_100D		DMI	DMI_S2N_N<3..0>	7 16 24	

Preliminary

NB Constraints		
SYNC_MASTER=T9_MLB	SYNC_DATE=09/27/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	101	118	

DDR2 Memory Bus Constraints

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include MEM_45S, MEM_55S, MEM_70D, MEM_85D.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_A_CLK, MEM_A_CMD, MEM_A_CTRL, MEM_A_DATA, MEM_A_DQS, MEM_B_CLK, MEM_B_CMD, MEM_B_CTRL, MEM_B_DATA, MEM_B_DQS.

Memory Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for MEM_A and MEM_B signals like MEM_A_CLK, MEM_A_CMD, MEM_A_CTRL, MEM_A_DATA, MEM_A_DQS, MEM_A_DM0-7, MEM_A_DQS0-7.

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for MEM_B signals like MEM_B_CLK, MEM_B_CMD, MEM_B_CTRL, MEM_B_DATA, MEM_B_DQS, MEM_B_DM0-7, MEM_B_DQS0-7.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Large diagonal watermark text reading 'PRELIMINARY'.

Memory Constraints header and NOTICE OF PROPRIETARY PROPERTY text.

Table with 4 columns: SCALE, DRAWING NUMBER, SHT, OF. Values include NONE, 051-7229, 102, 118.



APPLE COMPUTER INC.

Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10> 23 44
IDE_FDD_EP	IDE_55S	IDE	IDE_FDD<9> 7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0> 23 44
IDE_BDA	IDE_55S	IDE	IDE_PDA<2..0> 23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L 23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L 23 44
IDE_CNTR	IDE_55S	IDE	IDE_PDIOV L 23 44
IDE_PDIOV_L	IDE_55S	IDE	IDE_PDIOV L 7 23 44
IDE_CNTR	IDE_55S	IDE	IDE_PDDACK L 23 44
IDE_CNTR	IDE_55S	IDE	IDE_PDDREQ 23 44
IDE_BNIOV	IDE_55S	IDE	IDE_PDIOV L 7 23 44
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14 23 44
IDE_RST_T	IDE_55S	IDE	ODD_RST_5VTOL L 24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D C P 23 45
SATA_100D	SATA_100D	SATA	SATA_A_R2D C N 23 45
SATA_100D	SATA_100D	SATA	SATA_A_R2D P 45
SATA_100D	SATA_100D	SATA	SATA_A_R2D N 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R P 7 23 45
SATA_100D	SATA_100D	SATA	SATA_A_D2R N 7 23 45
SATA_100D	SATA_100D	SATA	SATA_A_D2R C P 45
SATA_100D	SATA_100D	SATA	SATA_A_D2R C N 45
SATA_100D	SATA_100D	SATA	SATA_B_R2D C P 23 45
SATA_100D	SATA_100D	SATA	SATA_B_R2D C N 23 45
SATA_100D	SATA_100D	SATA	SATA_B_D2R P 23 45
SATA_100D	SATA_100D	SATA	SATA_B_D2R N 23 45
SATA_RBIA	SATA_55S	SATA	SATA_RBIA 45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK 23 98
HDA_BIT_CLK_R	HDA_55S	HDA	HDA_BIT_CLK R 23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC 23 98
HDA_SYNC_R	HDA_55S	HDA	HDA_SYNC R 23
HDA_RST_L	HDA_55S	HDA	HDA_RST L 23 98
HDA_RST_R	HDA_55S	HDA	HDA_RST R 23
HDA_SDIN	HDA_55S	HDA	HDA_SDIN 23 98
HDA_SDIN_CODE	HDA_55S	HDA	HDA_SDIN CODEC 23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT 23 98
HDA_SDOUT_R	HDA_55S	HDA	HDA_SDOUT R 23
USB_EXT_A	USB_90D	USB	USB_EXT_A P 24 46
USB_90D	USB_90D	USB	USB_EXT_A N 24 46
USB_90D	USB_90D	USB	USB_EXT_A MUXED P 24 46
USB_90D	USB_90D	USB	USB_EXT_A MUXED N 24 46
USB_MINI	USB_90D	USB	USB_MINI P 24 34
USB_90D	USB_90D	USB	USB_MINI N 24 34
USB_90D	USB_90D	USB	USB_EXTD P 24 46
USB_90D	USB_90D	USB	USB_EXTD N 24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA P 7 24 47
USB_90D	USB_90D	USB	USB_CAMERA N 7 24 47
USB_BT	USB_90D	USB	USB_BT P 7 24 47
USB_90D	USB_90D	USB	USB_BT N 7 24 47
USB_90D	USB_90D	USB	USB_TPAD P 24 47
USB_90D	USB_90D	USB	USB_TPAD N 24 47
USB_IR	USB_90D	USB	USB_IR P 7 24 47
USB_90D	USB_90D	USB	USB_IR N 7 24 47
USB_EXTB	USB_90D	USB	USB_EXTB P 24 46
USB_90D	USB_90D	USB	USB_EXTB N 24 46
USB_90D	USB_90D	USB	USB_EXCARD P 24 47
USB_90D	USB_90D	USB	USB_EXCARD N 24 47
USB_EXTC	USB_90D	USB	USB_EXTC P 24 46
USB_90D	USB_90D	USB	USB_EXTC N 24 46
USB_RBIA	USB_60S	USB	USB_RBIA 24
SMB_SB_SCI	SMB_55S	SMB	SMB_CLK 25 52
SMB_SB_SDA	SMB_55S	SMB	SMB_DATA 25 52
SMB_SB_M_SCI	SMB_55S	SMB	SMB_ME_CLK 25 52
SMB_SB_M_SDA	SMB_55S	SMB	SMB_ME_DATA 25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R 24 61
SPI_55S	SPI_55S	SPI	SPI_SCLK 7 61
SPI_55S	SPI_55S	SPI	SPI_A_SCLK R 24 61
SPI_55S	SPI_55S	SPI	SPI_B_SCLK R 24 61
SPI_SI	SPI_55S	SPI	SPI_SI R 24 61
SPI_55S	SPI_55S	SPI	SPI_SI 24 61
SPI_55S	SPI_55S	SPI	SPI_A_SI R 61
SPI_55S	SPI_55S	SPI	SPI_B_SI R 61
SPI_SO	SPI_55S	SPI	SPI_SO 7 24 61
SPI_55S	SPI_55S	SPI	SPI_A_SO R 7 61
SPI_55S	SPI_55S	SPI	SPI_B_SO R 7 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE_R L<0> 24 61
SPI_55S	SPI_55S	SPI	SPI_CE L<0> 7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE_R L<1> 7 61
SPI_55S	SPI_55S	SPI	SPI_CE L<1> 7 61

SB Constraints (1 of 2)
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-7229 REV. 33
 SCALE: NONE SHEET 103 OF 118

PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30


Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI_AD<18..0>	24 28
	PCI_55S	PCI	PCI_AD<19>	24 28
	PCI_55S	PCI	PCI_AD<20>	24 28
	PCI_55S	PCI	PCI_AD<31..21>	24 28
	PCI_55S	PCI	PCI_PAR	24 28
	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 28
	PCI_55S	PCI	PCI_IRDY_L	24
	PCI_55S	PCI	PCI_DEVSEL_L	24
	PCI_55S	PCI	PCI_PERR_L	24
	PCI_55S	PCI	PCI_LOCK_L	24
	PCI_55S	PCI	PCI_SERR_L	24 28
	PCI_55S	PCI	PCI_STOP_L	24
	PCI_55S	PCI	PCI_TRDY_L	24
	PCI_55S	PCI	PCI_FRAME_L	24
	PCI_55S	PCI	PCI_FW_REQ_L	24
	PCI_55S	PCI	PCI_FW_GNT_L	24
	PCI_55S	PCI	PCI_REQ1_L	7 24
	PCI_55S	PCI	PCI_GNT1_L	7 24
	PCI_55S	PCI	PCI_REQ2_L	7 24
	PCI_55S	PCI	PCI_GNT2_L	7 24
	INT_PIRQA_L	PCI	INT_PIRQA_L	24
	INT_PIRQB_L	PCI	INT_PIRQB_L	24
	INT_PIROC_L	PCI	INT_PIROC_L	24
	INT_PIQD_L	PCI	INT_PIQD_L	24
	INT_PIQE_L	PCI	INT_PIQE_L	24
	INT_PIQF_L	PCI	INT_PIQF_L	24
	PCIE_A_R2D	PCIE_100D	PCIE_MINI_R2D_C_P	24 34
	PCIE_A_R2D	PCIE_100D	PCIE_MINI_R2D_C_N	24 34
	PCIE_A_D2R	PCIE_100D	PCIE_MINI_D2R_P	7 24 34
	PCIE_A_D2R	PCIE_100D	PCIE_MINI_D2R_N	7 24 34
	PCIE_B_R2D	PCIE_100D	PCIE_ENET_R2D_C_P	24 37
	PCIE_B_R2D	PCIE_100D	PCIE_ENET_R2D_C_N	24 37
	PCIE_B_D2R	PCIE_100D	PCIE_ENET_D2R_P	7 24 37
	PCIE_B_D2R	PCIE_100D	PCIE_ENET_D2R_N	7 24 37
	PCIE_B_R2D	PCIE_100D	PCIE_FW_R2D_C_P	40 42
	PCIE_B_R2D	PCIE_100D	PCIE_FW_R2D_C_N	40 42
	PCIE_B_D2R	PCIE_100D	PCIE_FW_D2R_P	7 40 42
	PCIE_B_D2R	PCIE_100D	PCIE_FW_D2R_N	7 40 42
	GLAN_COMP		GLAN_COMP	23
	CLINK_NB	CLINK_55S	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_55S	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_L	CLINK_55S	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	NB_CLINK_VREF	16
	SB_CLINK_VREF0	CLINK_12MIL	SB_CLINK_VREF0	25
	SB_CLINK_VREF1	CLINK_12MIL	SB_CLINK_VREF1	25
		DDR	PP1V9R2V5_ENET_PHY_AVDD	37 39
		DDR	PP1V9R2V5_S3_ENET_R	38
		ENET_MDI_TERM	ENET_MDI0	37
		ENET_MDI_TERM	ENET_MDI1	37
		ENET_MDI_TERM	ENET_MDI2	37
		ENET_MDI_TERM	ENET_MDI3	37
	ENET_MDI0	ENET_100D	ENET_MDI_P<0>	37 39
	ENET_MDI0	ENET_100D	ENET_MDI_N<0>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_P<1>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_N<1>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_P<2>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_N<2>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_P<3>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_N<3>	37 39



SB Constraints (2 of 2)
 SYNC_MASTER=(MASTER) SYNC_DATE=(10/02/2006)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	104		118

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_FSB_100D	*	100_OHM_DIFF
CLK_PCIE_100D	*	100_OHM_DIFF
CLK_MED_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	*	*	CLK_SPACING_0.6MM
CLK_PCIE	*	*	CLK_SPACING_0.5MM
CLK_MED	*	*	CLK_SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	29 30
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	29 30
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK_ITPEN	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	29 30
CK505_PCIE3	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	29 30
	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	29 30
CK505_PCIE5	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	7 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	7 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	7 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	7 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	13 30 100
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	13 30 100
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 51
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	7 24 30
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	7 30 49
			CK505_PCIE4 is project-specific	
			CK505_PCIE5 is project-specific	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTRL	7 25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	7 25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P	30 85
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N	30 85
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	7 24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	7 24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P	7 30 40
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N	7 30 40
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	7 23 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	7 23 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	7 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	7 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	30 34
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	30 34
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 30 37
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 30 37

Pre-Release

Clock Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	105		118

FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43

Port 2 Not Used

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_558	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_558	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_558	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_558	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_0_S0_SCL	SMB_558	SMB	SMBUS_SMC_0_S0_SCL 52
SMBUS_SMC_0_S0_SDA	SMB_558	SMB	SMBUS_SMC_0_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_558	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_558	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_558	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_558	SMB	SMBUS_SMC_MGMT_SDA 52

FireWire & SMC Constraints

SYNC_MASTER=T9_MLB

SYNC_DATE=09/27/2006

8

7

6

5

4

3

2

1

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	900
PWR	*	=STANDARD	900

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR	*	PWR_P2MM
MEM_CMD	PWR	*	PWR_P2MM
MEM_CTRL	PWR	*	PWR_P2MM
MEM_DATA	PWR	*	PWR_P2MM
MEM_DQS	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	PWR	*	PWR_P2MM
DMI	PWR	*	PWR_P2MM
SATA	PWR	*	PWR_P2MM
USB	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	SPACING_0.4MM
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
SMS	*	*	SPACING_0.3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_OTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM
ENET_MDI	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_MED	PWR	*	GND_P2MM

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
TMDS_DATA	TMDS_100D	TMDS	TMDS DATA P<3..0>	85 94
TMDS_100D	TMDS		TMDS DATA N<3..0>	85 94
TMDS_CLK	TMDS_100D	TMDS	TMDS CLK P	85 94
TMDS_100D	TMDS		TMDS CLK N	85 94
TMDS_100D	TMDS		TMDS CONN DP<3..0>	94
TMDS_100D	TMDS		TMDS CONN DN<3..0>	94
TMDS_100D	TMDS		TMDS CONN CLKP	94
TMDS_100D	TMDS		TMDS CONN CLKN	94
(USB_EXT_A)	USR_90D	USR	USB PORT0 P	46
(USB_EXT_B)	USR_90D	USR	USB PORT0 N	46
(USB_EXT_C)	USR_90D	USR	USB PORT1 P	46
(USB_EXT_D)	USR_90D	USR	USB PORT1 N	46
(USB_EXT_E)	USR_90D	USR	USB PORT2 P	46
(USB_EXT_F)	USR_90D	USR	USB PORT2 N	46
(USB_EXT_G)	USR_90D	USR	USB_C_MUXED_P	46
(USB_EXT_H)	USR_90D	USR	USB_C_MUXED_N	46
(USB_CAMERA)	USR_90D	USR	USB CAMERA L P	47
(USB_CAMERA)	USR_90D	USR	USB CAMERA L N	47
(USB_IR)	USR_90D	USR	USB IR L P	47 58
(USB_IR)	USR_90D	USR	USB IR L N	47 58
LVDS_A_CLK	LVDS_100D	LVDS	LVDS L CLK P	85 90
LVDS_A_CLK	LVDS_100D	LVDS	LVDS L CLK N	85 90
LVDS_A_DATA	LVDS_100D	LVDS	LVDS L DATA P<3..0>	85 90
LVDS_A_DATA	LVDS_100D	LVDS	LVDS L DATA N<3..0>	85 90
LVDS_B_CLK	LVDS_100D	LVDS	LVDS U CLK P	85 90
LVDS_B_CLK	LVDS_100D	LVDS	LVDS U CLK N	85 90
LVDS_B_DATA	LVDS_100D	LVDS	LVDS U DATA P<3..0>	85 90
LVDS_B_DATA	LVDS_100D	LVDS	LVDS U DATA N<3..0>	85 90
PCIE_FW_R2D_N	PCIE_100D	PCIE	PCIE FW R2D N	7 40
PCIE_FW_R2D_P	PCIE_100D	PCIE	PCIE FW R2D P	7 40
PCIE_FW_D2R_C_N	PCIE_100D	PCIE	PCIE FW D2R C N	40
PCIE_FW_D2R_C_P	PCIE_100D	PCIE	PCIE FW D2R C P	40
PCIE_ENET_R2D_P	PCIE_100D	PCIE	PCIE ENET R2D P	7 37
PCIE_ENET_R2D_N	PCIE_100D	PCIE	PCIE ENET R2D N	7 37
PCIE_ENET_D2R_C_P	PCIE_100D	PCIE	PCIE ENET D2R C P	37
PCIE_ENET_D2R_C_N	PCIE_100D	PCIE	PCIE ENET D2R C N	37
PCIE_MINI_R2D_N	PCIE_100D	PCIE	PCIE MINI R2D N	34
PCIE_MINI_R2D_P	PCIE_100D	PCIE	PCIE MINI R2D P	34
ENET_MDI_T_P<0>	ENET_100D	ENET_MDI	ENET MDI T P<0>	39
ENET_MDI_T_N<0>	ENET_100D	ENET_MDI	ENET MDI T N<0>	39
ENET_MDI_T_P<1>	ENET_100D	ENET_MDI	ENET MDI T P<1>	39
ENET_MDI_T_N<1>	ENET_100D	ENET_MDI	ENET MDI T N<1>	39
ENET_MDI_T_P<2>	ENET_100D	ENET_MDI	ENET MDI T P<2>	39
ENET_MDI_T_N<2>	ENET_100D	ENET_MDI	ENET MDI T N<2>	39
ENET_MDI_T_P<3>	ENET_100D	ENET_MDI	ENET MDI T P<3>	39
ENET_MDI_T_N<3>	ENET_100D	ENET_MDI	ENET MDI T N<3>	39
ENET_MDI_R_P<0>	ENET_100D	ENET_MDI	ENET MDI R P<0>	39
ENET_MDI_R_N<0>	ENET_100D	ENET_MDI	ENET MDI R N<0>	39
ENET_MDI_R_P<1>	ENET_100D	ENET_MDI	ENET MDI R P<1>	39
ENET_MDI_R_N<1>	ENET_100D	ENET_MDI	ENET MDI R N<1>	39
ENET_MDI_R_P<2>	ENET_100D	ENET_MDI	ENET MDI R P<2>	39
ENET_MDI_R_N<2>	ENET_100D	ENET_MDI	ENET MDI R N<2>	39
ENET_MDI_R_P<3>	ENET_100D	ENET_MDI	ENET MDI R P<3>	39
ENET_MDI_R_N<3>	ENET_100D	ENET_MDI	ENET MDI R N<3>	39
CRT_TV_COMP	CRT_50R	CRT	GPU TV COMP	85 91
CRT_TV_C	CRT_50R	CRT	GPU TV C	85 91
CRT_TV_Y	CRT_50R	CRT	GPU TV Y	85 91
CRT_RED	CRT_50R	CRT	GPU RED	85 91
CRT_GREEN	CRT_50R	CRT	GPU GRN	85 91
CRT_BLUE	CRT_50R	CRT	GPU BLU	85 91
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU H2SYNC	85 91
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU V2SYNC	85 91
CRT_SYNC	CRT_55R	CRT_SYNC	VGA HSYNC	91 94
CRT_SYNC	CRT_55R	CRT_SYNC	VGA VSYNC	91 94
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU BUF HSYNC	91 94
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU BUF VSYNC	91 94
VIDEO_MUX_RED	CRT_50R	CRT	VIDEO_MUX_RED	91
VIDEO_MUX_GRN	CRT_50R	CRT	VIDEO_MUX_GRN	91
VIDEO_MUX_BLU	CRT_50R	CRT	VIDEO_MUX_BLU	91
VGA_RED	CRT_55R	CRT	VGA_RED	91 94
VGA_GRN	CRT_55R	CRT	VGA_GRN	91 94
VGA_BLU	CRT_55R	CRT	VGA_BLU	91 94
HDD_THRMD_P	THERM_DIFF	THERMAL	HDD_THRMD_P	55
HDD_THRMD_N	THERM_DIFF	THERMAL	HDD_THRMD_N	55
ODD_THRMD_P	THERM_DIFF	THERMAL	ODD_THRMD_P	55
ODD_THRMD_N	THERM_DIFF	THERMAL	ODD_THRMD_N	55
CPU_THRMD_P	THERM_DIFF	THERMAL	CPU_THRMD_P	10 55
CPU_THRMD_N	THERM_DIFF	THERMAL	CPU_THRMD_N	10 55
GPU_HSK_THRMD_P	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P	55
GPU_HSK_THRMD_N	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N	55
CPU_HSK_THRMD_P	THERM_DIFF	THERMAL	CPU_HSK_THRMD_P	55
CPU_HSK_THRMD_N	THERM_DIFF	THERMAL	CPU_HSK_THRMD_N	55

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IMVP6_PHASE1	SWITCHNODE		IMVP6_PHASE1	71
IMVP6_PHASE2	SWITCHNODE		IMVP6_PHASE2	71
IMVP6_PHASE3	SWITCHNODE		IMVP6_PHASE3	72
1V05REG_SWITCHNODE	SWITCHNODE		1V05REG_SWITCHNODE	73
1V5REG_SWITCHNODE	SWITCHNODE		1V5REG_SWITCHNODE	73
MCH_CORES0_SWITCHNODE	SWITCHNODE		MCH_CORES0_SWITCHNODE	74
1V25REG_SWITCHNODE	SWITCHNODE		1V25REG_SWITCHNODE	74
1V8S3_PHASE	SWITCHNODE		1V8S3_PHASE	75
5V5_SW	SWITCHNODE		5V5_SW	76
3V3S3_SW	SWITCHNODE		3V3S3_SW	76
P3V3S5_SW	SWITCHNODE		P3V3S5_SW	77
P2V5S0_SW	SWITCHNODE		P2V5S0_SW	77
SMS_X_AXIS	SMS		SMS_X_AXIS	48
SMS_Y_AXIS	SMS		SMS_Y_AXIS	48
SMS_Z_AXIS	SMS		SMS_Z_AXIS	48

M72/M78 SPECIFIC CONSTRAINTS

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	108 OF 118

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP,BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP,BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP,BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_MED	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPACING_0.15MM	*	0.15 MM	?
SPACING_0.18MM	*	0.18 MM	?
SPACING_0.2MM	*	0.2 MM	?
SPACING_0.25MM	*	0.25 MM	?
SPACING_0.3MM	*	0.3 MM	?
SPACING_0.4MM	*	0.4 MM	?
SPACING_0.5MM	*	0.5 MM	?
SPACING_0.6MM	*	0.6 MM	?
SWITCHNODE	*	0.6 MM	1000
SWITCHNODE	TOP,BOTTOM	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
CLK_SPACING_0.5MM	TOP,BOTTOM	0.2 MM	?
CLK_SPACING_0.6MM	TOP,BOTTOM	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP,BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD

A

D

C

B

M72/M78 RULE DEFINITIONS
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	109 OF 118

	8	7	6	5	4	3	2	1		
	CK505_LVDS_P	CK505_LVDS_P - @m78_lib.M78 TP_CK505_LVDS_P - @m78_lib.M78	29B3 30C5 105D3 30C3	DMI_S2N_P<0> DMI_S2N_P<1>	7C7 16B3 24D2 101C3 16B3 24D2	FSB_D1NV_L<1> FSB_D1NV_L<2>	7D7 7D8 10B4 14B3 100C3 7D7 7D8 10C2 14B3 100C3	FW_PORT0_TPB_N FW_PORT0_TPB_P	FW_PORT0_TPB_N - @m78_lib.M78 FW_PORT0_TPB_P - @m78_lib.M78	43C5 43C6 106D3 40C6 43C8
	CK505_PCI1_CLK	CK505_PCI1_CLK - @m78_lib.M78 TP_CK505_PCI1_CLK - @m78_lib.M78	29C5 30A5 105D3 7C3 30A3	DMI_S2N_P<3..1> DMI_S2N_P<2>	101D3 16B3 24D2	FSB_D1NV_P<3..1> FSB_DPWRV_L	7D7 7D8 10B2 14B3 100C3 7C7 10B2 14B3 100D3	FW_PORT0_TPB_P FW_PORT0_VP	FW_PORT0_TPB_P - @m78_lib.M78 FW_PORT0_VP - @m78_lib.M78	43C5 43C6 106D3 40C6 43C8
	CK505_PCI2_CLK	CK505_PCI2_CLK - @m78_lib.M78 TP_PCI_CLK33M_TPM - @m78_lib.M78	29B5 30A5 105D3 30A3	DMI_S2N_P<3> DVI_DDC_CLK	16B3 24D2 94D2	FSB_DRDYV_L FSB_DSTB_L_N<0>	10D6 14B3 100D3 7D7 7D8 10C4 14B3 100C3	FW_PORT0_VP_FL_N FW_PORT1_TPA_FL_N	FW_PORT0_VP_FL_N - @m78_lib.M78 FW_PORT1_TPA_FL_N - @m78_lib.M78	43D5 43B2 106D3
	CK505_PCI3_CLK	CK505_PCI3_CLK - @m78_lib.M78 CK505_PCI4_CLK - @m78_lib.M78	29B5 30A5 105D3 29B5 30A5 105D3	DVI_DDC_CLK_UP DVI_DDC_DATA	94D3 94D5 94C2	FSB_DSTB_L_N<1> FSB_DSTB_L_N<2>	7D7 7D8 10C4 14B3 100C3 7D7 7D8 10C2 14B3 100C3	FW_PORT1_TPA_FL_N FW_PORT1_TPB_FL_N	FW_PORT1_TPA_FL_N - @m78_lib.M78 FW_PORT1_TPB_FL_N - @m78_lib.M78	43B2 106D3 43B2 106D3
	CK505_PCI4_CLK	CK505_PCI4_CLK - @m78_lib.M78 TP_CK505_PCI4_CLK - @m78_lib.M78	30A3	DVI_DDC_DATA_UP DVI_HOTPLUG_DET	94C3 94D5 24A6 28B2	FSB_DSTB_L_P<0> FSB_DSTB_L_P<1>	7D7 7D8 10C4 14B3 100D3 7D7 7D8 10B4 14B3 100C3	FW_PORT1_TPB_FL_N FW_PORT1_TPB_N	FW_PORT1_TPB_FL_N - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_PCI5_CLK_PCTSE	CK505_PCI5_CLK_PCTSE - @m78_lib.M78	29B5 30D8 105D3	DVI_HOTPLUG_DET DVI_HPD_UP	24A6 28B2 28C2	FSB_DSTB_L_P<2> FSB_DSTB_L_P<3>	7D7 7D8 10C2 14A3 100C3 7D7 7D8 10B2 14A3 100C3	FW_PORT1_TPB_N FW_PORT1_TPB_P	FW_PORT1_TPB_N - @m78_lib.M78 FW_PORT1_TPB_P - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_PCI5_CLK_ITPE	CK505_PCI5_CLK_ITPE - @m78_lib.M78	29B7 30A5 105D3	DVI_HPD_UP ENET_CLK25M_XTALI	28C2 94C3 94D5	FSB_DSTB_L_P<3> FSB_D_L<0>	7D7 7D8 10C2 14A3 100C3 7D7 7D8 10C4 14A5 100C3	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_PCI5_CLK_ITPEN	CK505_PCI5_CLK_ITPEN - @m78_lib.M78	29B7 30A5 105D3	ENET_CLK25M_XTALI ENET_CLK25M_XTALO	37B4 37B4	FSB_D_L<1> FSB_D_L<15..1>	10C4 14D5 100D3	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_PCI5_PSC	CK505_PCI5_PSC - @m78_lib.M78	29A3 30A8 105D3	ENET_CTAP<0> ENET_CTAP<1>	39B5 39B5	FSB_D_L<2> FSB_D_L<3>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_REF1	CK505_REF1 - @m78_lib.M78 TP_CK505_REF1 - @m78_lib.M78	29A3 30B2 7C3 30B1	ENET_CTAP<2> ENET_CTAP<3>	39B5 39B5	FSB_D_L<4> FSB_D_L<5>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC1_N	CK505_SRC1_N - @m78_lib.M78 GPU_CLK100M_PCIE_N - @m78_lib.M78	29B3 30C5 105C3 30C3 85C7 105B3	ENET_CTAP<4> ENET_CTAP_COMMON	39B5 39A4	FSB_D_L<6> FSB_D_L<7>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC1_P	CK505_SRC1_P - @m78_lib.M78 GPU_CLK100M_PCIE_P - @m78_lib.M78	29B3 30C5 105C3 30C3 85C7 105B3	ENET_CTRL1 ENET_CTRL12	38A5 38B1 38A5 38B1	FSB_D_L<8> FSB_D_L<9>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC2_N	CK505_SRC2_N - @m78_lib.M78 SB_CLK100M_DMI_N - @m78_lib.M78	29B3 30C5 105C3 78B 7C3 24D2 30C3 105B3	ENET_CTRL19R25 TP_YUKON_CTRL18	38C1 38C6 38C2 38B3	FSB_D_L<10> FSB_D_L<11>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC2_P	CK505_SRC2_P - @m78_lib.M78 SB_CLK100M_DMI_P - @m78_lib.M78	29B3 30C5 105C3 78B 24C2 30C3 105B3	ENET_LED_ACT_L ENET_LED_LINK10_100	37B2 39A8 37B2 39A8	FSB_D_L<12> FSB_D_L<13>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC3_N	CK505_SRC3_N - @m78_lib.M78 PCIE_CLK100M_PW_N - @m78_lib.M78	29B3 30C5 105C3 7D6 30C3 40C3 105B3	ENET_LED_LINK1000_L ENET_LED_LINK_L	37B2 39A8 37C2	FSB_D_L<14> FSB_D_L<15>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC3_P	CK505_SRC3_P - @m78_lib.M78 PCIE_CLK100M_PW_P - @m78_lib.M78	29B3 30C5 105C3 7D6 30C3 40C3 105B3	ENET_LOM_DIS_L ENET_MDIO	37C2 37B7 104B3	FSB_D_L<16> FSB_D_L<17>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC4_N	CK505_SRC4_N - @m78_lib.M78 SB_CLK100M_SATA_N - @m78_lib.M78	29B3 30B5 105C3 7C8 23B6 30B3 105B3	ENET_MDIO ENET_MDIO1	37B6 104B3 37B6 104B3	FSB_D_L<18> FSB_D_L<19>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC4_P	CK505_SRC4_P - @m78_lib.M78 SB_CLK100M_SATA_P - @m78_lib.M78	29B3 30B5 105C3 7C8 23B6 30B3 105B3	ENET_MDIO2 ENET_MDIO3	37B6 104B3 37B5 104B3	FSB_D_L<20> FSB_D_L<21>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC5_N	CK505_SRC5_N - @m78_lib.M78 NB_CLK100M_PCIE_N - @m78_lib.M78	29B3 30B5 105C3 7C3 7C7 16C3 30B3 105B3	ENET_MDIO3 ENET_MDIO_N<0>	37B5 104B3 37B8 39C7 104B3	FSB_D_L<22> FSB_D_L<23>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC5_P	CK505_SRC5_P - @m78_lib.M78 NB_CLK100M_PCIE_P - @m78_lib.M78	29B3 30B5 105C3 7C3 7C7 16C3 30B3 105B3	ENET_MDIO_N<1> ENET_MDIO_N<2>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<24> FSB_D_L<25>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC6_N	CK505_SRC6_N - @m78_lib.M78 PCIE_CLK100M_MINI_N - @m78_lib.M78	29B3 30B5 105C3 30B3 34C6 105B3	ENET_MDIO_N<3> ENET_MDIO_N<4>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<26> FSB_D_L<27>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC6_P	CK505_SRC6_P - @m78_lib.M78 PCIE_CLK100M_MINI_P - @m78_lib.M78	29B3 30B5 105C3 30B3 34C6 105B3	ENET_MDIO_N<5> ENET_MDIO_N<6>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<28> FSB_D_L<29>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC7_N	CK505_SRC7_N - @m78_lib.M78 CK505_SRC7_P - @m78_lib.M78	29B3 30B5 105C3 29B3 30B5 105C3	ENET_MDIO_N<7> ENET_MDIO_N<8>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<30> FSB_D_L<31..17>	10C4 14D5 100C3	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC8_N	CK505_SRC8_N - @m78_lib.M78 PCIE_CLK100M_ENET_N - @m78_lib.M78	29B3 30B5 105C3 7D6 30B3 37C8 105B3	ENET_MDIO_N<9> ENET_MDIO_N<10>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<32> FSB_D_L<33>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_SRC8_P	CK505_SRC8_P - @m78_lib.M78 PCIE_CLK100M_ENET_P - @m78_lib.M78	29B3 30B5 105C3 29A3 30B3 37C8 105B3	ENET_MDIO_N<11> ENET_MDIO_N<12>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<34> FSB_D_L<35>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CK505_XTAL_IN	CK505_XTAL_IN - @m78_lib.M78 CK505_XTAL_OUT - @m78_lib.M78	29C5 29C5	ENET_MDIO_N<13> ENET_MDIO_N<14>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<36> FSB_D_L<37>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CLINK_NB_CLK	CLINK_NB_CLK - @m78_lib.M78	7A7 7A8 16A3 25C3 104B3	ENET_MDIO_N<15> ENET_MDIO_N<16>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<38> FSB_D_L<39>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CLINK_NB_DATA	CLINK_NB_DATA - @m78_lib.M78	7A7 7A8 16A3 25C3 104B3	ENET_MDIO_N<17> ENET_MDIO_N<18>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<40..32> FSB_D_L<41>	100C3 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CLINK_NB_RESET_L	CLINK_NB_RESET_L - @m78_lib.M78	16A3 25C3 104B3	ENET_MDIO_N<19> ENET_MDIO_N<20>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<42> FSB_D_L<43>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CLINK_WLAN_CLK	CLINK_WLAN_CLK - @m78_lib.M78	34A8	ENET_MDIO_N<21> ENET_MDIO_N<22>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<44> FSB_D_L<45>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CLINK_WLAN_DATA	CLINK_WLAN_DATA - @m78_lib.M78	25C3 34A6	ENET_MDIO_N<23> ENET_MDIO_N<24>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<46> FSB_D_L<47..42>	10C4 14D5 10C4 14B5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CLINK_WLAN_RESET_L	CLINK_WLAN_RESET_L - @m78_lib.M78	34A8	ENET_MDIO_N<25> ENET_MDIO_N<26>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<48> FSB_D_L<49..48>	10C4 14D5 10C4 14B5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CLK_PWRGD	CLK_PWRGD - @m78_lib.M78	25C3 29A3	ENET_MDIO_N<27> ENET_MDIO_N<28>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<50> FSB_D_L<51>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CPUCORE_ISENSE_CAL	CPUCORE_ISENSE_CAL - @m78_lib.M78	53B6	ENET_MDIO_N<29> ENET_MDIO_N<30>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<52> FSB_D_L<53>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CPUVSENSE_IN	CPUVSENSE_IN - @m78_lib.M78	53D7	ENET_MDIO_N<31> ENET_MDIO_N<32>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<54> FSB_D_L<55>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CPU_A20M_L	CPU_A20M_L - @m78_lib.M78	7C8 10C8 23C4 100B3	ENET_MDIO_N<33> ENET_MDIO_N<34>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<56> FSB_D_L<57>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CPU_BSEL<0>	CPU_BSEL<0> - @m78_lib.M78	10B4 30C6 100B3	ENET_MDIO_N<35> ENET_MDIO_N<36>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<58> FSB_D_L<59>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CPU_BSEL<1>	CPU_BSEL<1> - @m78_lib.M78	10A4 30B6 100B3	ENET_MDIO_N<37> ENET_MDIO_N<38>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<60> FSB_D_L<61..60>	10C4 14D5 10C4 14B5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CPU_BSEL<2>	CPU_BSEL<2> - @m78_lib.M78	10A4 30B6 100A3	ENET_MDIO_N<39> ENET_MDIO_N<40>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<62> FSB_D_L<63..60>	10C4 14D5 10C4 14B5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CPU_COMP<0>	CPU_COMP<0> - @m78_lib.M78	10B3 10A3	ENET_MDIO_N<41> ENET_MDIO_N<42>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<64> FSB_D_L<65>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CPU_COMP<1>	CPU_COMP<1> - @m78_lib.M78	10B3 10A3	ENET_MDIO_N<43> ENET_MDIO_N<44>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<66> FSB_D_L<67..60>	10C4 14D5 10C4 14B5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CPU_COMP<2>	CPU_COMP<2> - @m78_lib.M78	10B3 10A3	ENET_MDIO_N<45> ENET_MDIO_N<46>	37B8 39C7 104B3 37B8 39B7 104B3	FSB_D_L<68> FSB_D_L<69>	10C4 14D5 10C4 14D5	FW_PORT1_TPB_P FW_PORT1_TPB_N	FW_PORT1_TPB_P - @m78_lib.M78 FW_PORT1_TPB_N - @m78_lib.M78	43B2 106D3 43A6 43C6 106D3
	CPU_COMP<3>	CPU_COMP<3> - @m78_lib.M78	10B3 10A3	ENET_MDIO_N<47> ENET_MDIO						

	8	7	6	5	4	3	2	1				
D	SMBUS_SMC_B_S0_SDA	=SMBUS_MINI_SCL - @m78_lib.M78	3483 5283	SMC_PP3	SMC_PP3 - @m78_lib.M78	4985 50B2	TP_HDA_SDIN2	TP_HDA_SDIN2 - @m78_lib.M78	23C8	USB_CAMERA_L_N	USB_CAMERA_L_N - @m78_lib.M78	47B5 10B3C3
		=SMB_REMOTE_TEMP_SCL - @m78_lib.M78	5283 55B2	SMC_PP0	SMC_PP0 - @m78_lib.M78	4985 50B2	TP_HDA_SDIN3	TP_HDA_SDIN3 - @m78_lib.M78	23C8	USB_CAMERA_L_P	USB_CAMERA_L_P - @m78_lib.M78	47B5 10B3C3
		=SMB_CPU_THRM_SCL - @m78_lib.M78	52C3 55C2	SMC_PH4	SMC_PH4 - @m78_lib.M78	49A5 50B2	TP_LAN_D2R<0>	TP_LAN_D2R<0> - @m78_lib.M78	23C6	USB_CAMERA_N	USB_CAMERA_N - @m78_lib.M78	7A8 24C2 47B7 103B3
		=SMB_B_S0_CLK - @m78_lib.M78	49A5 52C5	SMC_PM_G2_EN	SMC_PM_G2_EN - @m78_lib.M78	49D5 50C5	TP_LAN_D2R<1>	TP_LAN_D2R<1> - @m78_lib.M78	23C6	USB_CAMERA_P	USB_CAMERA_P - @m78_lib.M78	7A8 24C2 47B7 103B3
		=SMB_REMOTE_TEMP_SCL - @m78_lib.M78	5283 55B2	SMC_PROCHOT	SMC_PROCHOT - @m78_lib.M78	50C3	TP_LAN_D2R<2>	TP_LAN_D2R<2> - @m78_lib.M78	23C6 28C4	USB_C_MUXED_N	USB_C_MUXED_N - @m78_lib.M78	46D3 10B3C3
		=SMB_CPU_THRM_SCL - @m78_lib.M78	52C3 55C2	SMC_PROCHOT_3_3_L	SMC_PROCHOT_3_3_L - @m78_lib.M78	49A5 50B2	TP_LAN_R2D<0>	TP_LAN_R2D<0> - @m78_lib.M78	23C6	USB_C_MUXED_P	USB_C_MUXED_P - @m78_lib.M78	46D3 10B3C3
		=SMBUS_MINI_SCL - @m78_lib.M78	3483 5283	SMC_RST_L	SMC_RST_L - @m78_lib.M78	49C5 50D1	TP_LAN_R2D<1>	TP_LAN_R2D<1> - @m78_lib.M78	23C6	USB_DEBUGPRT_EN_L	USB_DEBUGPRT_EN_L - @m78_lib.M78	46C4 49B8
		=SMBUS_B_S0_SDA - @m78_lib.M78	5285 106B3	SMC_RST_GATE_L	SMC_RST_GATE_L - @m78_lib.M78	7C4 7C6 49C3 50D6 51B4	TP_LAN_R2D<2>	TP_LAN_R2D<2> - @m78_lib.M78	23C6	USB_EXCARD_N	USB_EXCARD_N - @m78_lib.M78	24C2 47B3 103B3
		=SMBUS_MINI_SDA - @m78_lib.M78	3483 5283	SMC_RST_GATE_L	SMC_RST_GATE_L - @m78_lib.M78	49D8 50B5	TP_LAN_RSTSYSVNC	TP_LAN_RSTSYSVNC - @m78_lib.M78	23C6	USB_EXCARD_P	USB_EXCARD_P - @m78_lib.M78	24C2 47B3 103B3
		=SMB_REMOTE_TEMP_SDA - @m78_lib.M78	5283 55B2	SMC_RUNTIME_SCI_L	SMC_RUNTIME_SCI_L - @m78_lib.M78	25C8 49B8	TP_LPC_DR00_L	TP_LPC_DR00_L - @m78_lib.M78	23D4	USB_EXCARD_P	USB_EXCARD_P - @m78_lib.M78	24C2 47B3 103B3
C	SMBUS_SMC_MGMT_SCL	=SMB_B_S0_DATA - @m78_lib.M78	49A5 52B5	SMC_RX_L	SMC_RX_L - @m78_lib.M78	7C4 4E65 49B8 49C5 50B2	TP_LVDS_A_DATAN3	TP_LVDS_A_DATAN3 - @m78_lib.M78	16C6	USB_EXTA_MUXED_N	USB_EXTA_MUXED_N - @m78_lib.M78	103B3
		=SMB_REMOTE_TEMP_SDA - @m78_lib.M78	5283 55B2	SMC_SUS_CLK	SMC_SUS_CLK - @m78_lib.M78	51B4	TP_LVDS_A_DATAP3	TP_LVDS_A_DATAP3 - @m78_lib.M78	16C6	USB_EXTA_MUXED_P	USB_EXTA_MUXED_P - @m78_lib.M78	103B3
		=SMB_CPU_THRM_SDA - @m78_lib.M78	5283 55C2	SUS_CLK_SB - @m78_lib.M78	SUS_CLK_SB - @m78_lib.M78	25D3 50C2	TP_LVDS_B_DATAN3	TP_LVDS_B_DATAN3 - @m78_lib.M78	16C6	USB_EXTA_N	USB_EXTA_N - @m78_lib.M78	24C2 46A7 103B3
		=SMBUS_MINI_SDA - @m78_lib.M78	3483 5283	SMC_SYS_KBDLED	SMC_SYS_KBDLED - @m78_lib.M78	49B8 50B5	TP_LVDS_B_DATAP3	TP_LVDS_B_DATAP3 - @m78_lib.M78	16C6	USB_EXTA_OC_L	USB_EXTA_OC_L - @m78_lib.M78	13C3 24C8 46C8
		=SMBUS_SMC_MGMT_SCL - @m78_lib.M78	5282 106B3	SMC_SYS_LED	SMC_SYS_LED - @m78_lib.M78	50B3	TP_LVDS_VBG	TP_LVDS_VBG - @m78_lib.M78	15D5	USB_EXTA_P	USB_EXTA_P - @m78_lib.M78	24C2 46A7 103B3
		=SMB_MGMT_CLK - @m78_lib.M78	49C5 52B3	SMC_SYS_KBDLED	SMC_SYS_KBDLED - @m78_lib.M78	49B8 50B5	TP_MEM_A_A<15>	TP_MEM_A_A<15> - @m78_lib.M78	31C3	USB_EXTB_N	USB_EXTB_N - @m78_lib.M78	24C2 46B7 103B3
		=SMB_MGMT_DATA - @m78_lib.M78	49C5 52B3	SMC_SYS_LED	SMC_SYS_LED - @m78_lib.M78	52B 106B3	TP_MEM_A_RCVEN_L	TP_MEM_A_RCVEN_L - @m78_lib.M78	17B5	USB_EXTB_OC_L	USB_EXTB_OC_L - @m78_lib.M78	13C3 24C8 46C8
		=SMB_CLK - @m78_lib.M78	25D5 52D8 103A3	SMC_TCK	SMC_TCK - @m78_lib.M78	7D4 49B5 50B2 51B4	TP_MEM_B_RCVEN_L	TP_MEM_B_RCVEN_L - @m78_lib.M78	17B2	USB_EXTP_N	USB_EXTP_N - @m78_lib.M78	24C2 46B7 103B3
		=SMBUS_CK505_SCL - @m78_lib.M78	29B5 52D6	SMC_TDI	SMC_TDI - @m78_lib.M78	7D4 49B5 50B2 51B4	TP_MEM_CLKN2	TP_MEM_CLKN2 - @m78_lib.M78	16C6	USB_EXTP_P	USB_EXTP_P - @m78_lib.M78	24C2 46B7 103B3
		=SMBUS_SB_SCL - @m78_lib.M78	52D7	SMC_TDO	SMC_TDO - @m78_lib.M78	7D4 49B5 50B2 51B6	TP_MEM_CLKN2	TP_MEM_CLKN2 - @m78_lib.M78	16C6	USB_EXTC_N	USB_EXTC_N - @m78_lib.M78	24C2 46D5 103A3
B	SMB_DATA	=I2C_DIMM_A_SCL - @m78_lib.M78	31A6 52D6	SMC_TMS	SMC_TMS - @m78_lib.M78	49A5 50D1	TP_MEM_CLKP2	TP_MEM_CLKP2 - @m78_lib.M78	16C6	USB_EXTC_OC_L	USB_EXTC_OC_L - @m78_lib.M78	24C8 46D8
		=I2C_DIMM_B_SCL - @m78_lib.M78	32A6 52C6	SMC_TRST_L	SMC_TRST_L - @m78_lib.M78	7D4 49C1 51B6	TP_MEM_CLKP5	TP_MEM_CLKP5 - @m78_lib.M78	16C6	USB_EXTP_P	USB_EXTP_P - @m78_lib.M78	24C2 46D5 103B3
		=SMBUS_SB_SCL - @m78_lib.M78	52D7	SMC_TX_L	SMC_TX_L - @m78_lib.M78	7D4 46D5 49B8 49C5 50B2	TP_NB_CFG<10>	TP_NB_CFG<10> - @m78_lib.M78	16B6	USB_EXTP_N	USB_EXTP_N - @m78_lib.M78	24C2 46B3 103B3
		=SMBUS_CK505_SCL - @m78_lib.M78	29B5 52D6	SMC_VCL	SMC_VCL - @m78_lib.M78	51B6	TP_NB_CFG<11>	TP_NB_CFG<11> - @m78_lib.M78	16B6	USB_EXTD_OC_L	USB_EXTD_OC_L - @m78_lib.M78	13C3 24C8
		=I2C_DIMM_SCL - @m78_lib.M78	32A6 52C6	SMC_WAKE_SCI_L	SMC_WAKE_SCI_L - @m78_lib.M78	13C2 25C8 49C5	TP_NB_CFG<12>	TP_NB_CFG<12> - @m78_lib.M78	7C3 16B6	USB_EXTP_P	USB_EXTP_P - @m78_lib.M78	24C2 46B3 103B3
		=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D6	SMC_WAKE_SCI_L	SMC_WAKE_SCI_L - @m78_lib.M78	13C2 25C8 49C5	TP_NB_CFG<13>	TP_NB_CFG<13> - @m78_lib.M78	7C3 16B6	USB_EXTP_N	USB_EXTP_N - @m78_lib.M78	24C2 46B7 103B3
		=SMB_DATA - @m78_lib.M78	25D5 52D8 103A3	SMC_XTAL	SMC_XTAL - @m78_lib.M78	49C3 50C8	TP_NB_CFG<14>	TP_NB_CFG<14> - @m78_lib.M78	16B6	USB_IR_L_N	USB_IR_L_N - @m78_lib.M78	47A5 5B5C 10B3C3
		=SMBUS_CK505_SDA - @m78_lib.M78	29B5 52D6	SMC_XTAL	SMC_XTAL - @m78_lib.M78	49C3 50C8	TP_NB_CFG<15>	TP_NB_CFG<15> - @m78_lib.M78	16B6	USB_IR_L_P	USB_IR_L_P - @m78_lib.M78	47A5 5B5C 10B3C3
		=SMBUS_SB_SDA - @m78_lib.M78	52D7	SMS_ONOFF_L	SMS_ONOFF_L - @m78_lib.M78	49A5 50B5	TP_NB_CFG<17>	TP_NB_CFG<17> - @m78_lib.M78	16B6	USB_IR_N	USB_IR_N - @m78_lib.M78	7A8 24C2 47A7 103B3
		=I2C_DIMM_A_SDA - @m78_lib.M78	31A6 52D6	SMS_X_AXIS	SMS_X_AXIS - @m78_lib.M78	49A8 50D5 10B1	TP_NB_CFG<18>	TP_NB_CFG<18> - @m78_lib.M78	7C3 16B6	USB_IR_P	USB_IR_P - @m78_lib.M78	7A8 24C2 47A7 103B3
A	SMB_ME_CLK	=I2C_DIMM_B_SDA - @m78_lib.M78	32A6 52C6	SMS_Y_AXIS	SMS_Y_AXIS - @m78_lib.M78	49A8 50D5 10B1	TP_NB_CFG<19>	TP_NB_CFG<19> - @m78_lib.M78	16A6	USB_MINI_N	USB_MINI_N - @m78_lib.M78	24C2 34B3 103B3
		=I2C_DIMM_SDA - @m78_lib.M78	32A6 52C6	SMS_Z_AXIS	SMS_Z_AXIS - @m78_lib.M78	49A8 50D5 10B1	TP_NB_CFG<20>	TP_NB_CFG<20> - @m78_lib.M78	16A6	USB_MINI_P	USB_MINI_P - @m78_lib.M78	24C2 34B3 103B3
		=SMBUS_SB_SDA - @m78_lib.M78	52D7	SPI_A_SCL_R	SPI_A_SCL_R - @m78_lib.M78	103A3	TP_NB_CFG<21>	TP_NB_CFG<21> - @m78_lib.M78	16A6	USB_PORT0_N	USB_PORT0_N - @m78_lib.M78	46A5 10B3C3
		=SMBUS_CK505_SDA - @m78_lib.M78	29B5 52D6	SPI_A_SI_R	SPI_A_SI_R - @m78_lib.M78	61B4 103A3	TP_NB_CFG<22>	TP_NB_CFG<22> - @m78_lib.M78	16A6	USB_PORT0_P	USB_PORT0_P - @m78_lib.M78	46A5 10B3C3
		=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D6	SPI_A_SO_R	SPI_A_SO_R - @m78_lib.M78	7B3 61B4 103A3	TP_NB_CFG<23>	TP_NB_CFG<23> - @m78_lib.M78	16A6	USB_PORT1_N	USB_PORT1_N - @m78_lib.M78	46B5 10B3C3
		=I2C_DIMM_SDA - @m78_lib.M78	32A6 52C6	SPI_B_SCLK_R	SPI_B_SCLK_R - @m78_lib.M78	103A3	TP_NB_CFG<24>	TP_NB_CFG<24> - @m78_lib.M78	16A6	USB_PORT1_P	USB_PORT1_P - @m78_lib.M78	46B5 10B3C3
		=SMBUS_SB_SDA - @m78_lib.M78	52D7	SPI_B_SI_R	SPI_B_SI_R - @m78_lib.M78	103A3	TP_NB_CFG<25>	TP_NB_CFG<25> - @m78_lib.M78	16A6	USB_PORT2_N	USB_PORT2_N - @m78_lib.M78	46D2 10B3C3
		=SMBUS_CK505_SDA - @m78_lib.M78	29B5 52D6	SPI_B_SO_R	SPI_B_SO_R - @m78_lib.M78	103A3	TP_NB_CFG<26>	TP_NB_CFG<26> - @m78_lib.M78	16A6	USB_PORT2_P	USB_PORT2_P - @m78_lib.M78	46D2 10B3C3
		=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D6	SPI_CE_L<0>	SPI_CE_L<0> - @m78_lib.M78	783 61B6 103A3	TP_NB_CFG<27>	TP_NB_CFG<27> - @m78_lib.M78	16A6	USB_PWR_ENA_L	USB_PWR_ENA_L - @m78_lib.M78	46D8
		=I2C_DIMM_SDA - @m78_lib.M78	32A6 52C6	SPI_CE_L<1>	SPI_CE_L<1> - @m78_lib.M78	103A3	TP_NB_CFG<28>	TP_NB_CFG<28> - @m78_lib.M78	16A6	USB_RBIAS	USB_RBIAS - @m78_lib.M78	24B3 103A3
A	SMB_ME_DATA	=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D6	SPI_CE_L<10>	SPI_CE_L<10> - @m78_lib.M78	103A3	TP_NB_CFG<29>	TP_NB_CFG<29> - @m78_lib.M78	16A6	USB_TPAD_N	USB_TPAD_N - @m78_lib.M78	24C2 47B3 103B3
		=SMBUS_SB_SDA - @m78_lib.M78	52D7	SPI_CE_L<11>	SPI_CE_L<11> - @m78_lib.M78	103A3	TP_NB_CFG<30>	TP_NB_CFG<30> - @m78_lib.M78	16A6	USB_TPAD_P	USB_TPAD_P - @m78_lib.M78	24C2 47B3 103B3
		=SMBUS_CK505_SDA - @m78_lib.M78	29B5 52D6	SPI_CE_L<12>	SPI_CE_L<12> - @m78_lib.M78	103A3	TP_NB_CFG<31>	TP_NB_CFG<31> - @m78_lib.M78	16A6	VCCCL1_5V	VCCCL1_5V - @m78_lib.M78	26A4
		=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D6	SPI_CE_L<13>	SPI_CE_L<13> - @m78_lib.M78	103A3	TP_NB_CFG<32>	TP_NB_CFG<32> - @m78_lib.M78	16A6	VGA_BLU	VGA_BLU - @m78_lib.M78	91A4 94C5 10B3A3
		=I2C_DIMM_SDA - @m78_lib.M78	32A6 52C6	SPI_CE_L<14>	SPI_CE_L<14> - @m78_lib.M78	103A3	TP_NB_CFG<33>	TP_NB_CFG<33> - @m78_lib.M78	16A6	VGA_GN	VGA_GN - @m78_lib.M78	91B4 94C5 10B3A3
		=SMBUS_SB_SDA - @m78_lib.M78	52D7	SPI_CE_L<15>	SPI_CE_L<15> - @m78_lib.M78	103A3	TP_NB_CFG<34>	TP_NB_CFG<34> - @m78_lib.M78	16A6	VGA_HSYNC	VGA_HSYNC - @m78_lib.M78	91A2 94C5 10B3A3
		=SMBUS_CK505_SDA - @m78_lib.M78	29B5 52D6	SPI_HOLD_L	SPI_HOLD_L - @m78_lib.M78	61B5	TP_NB_CFG<35>	TP_NB_CFG<35> - @m78_lib.M78	16A6	VGA_HSYNC_R	VGA_HSYNC_R - @m78_lib.M78	91A3
		=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D6	SPI_SCLK	SPI_SCLK - @m78_lib.M78	7A8 61B6 103A3	TP_NB_CFG<36>	TP_NB_CFG<36> - @m78_lib.M78	16A6	VGA_RED	VGA_RED - @m78_lib.M78	91B4 94C5 10B3A3
		=I2C_DIMM_SDA - @m78_lib.M78	32A6 52C6	SPI_SCLK_R	SPI_SCLK_R - @m78_lib.M78	24C5 61B7 103A3	TP_NB_CFG<37>	TP_NB_CFG<37> - @m78_lib.M78	16A6	VGA_VSYNC	VGA_VSYNC - @m78_lib.M78	91B2 94C5 10B3A3
		=SMBUS_SB_SDA - @m78_lib.M78	52D7	SPI_SI	SPI_SI - @m78_lib.M78	24C5 61B3 103A3	TP_NB_CFG<38>	TP_NB_CFG<38> - @m78_lib.M78	16A6	VGA_VSYNC_R	VGA_VSYNC_R - @m78_lib.M78	91B3
A	SMC_ADAPTER_EN	=SMBUS_CK505_SDA - @m78_lib.M78	29B5 52D6	SPI_SO	SPI_SO - @m78_lib.M78	7A8 24C5 61B3 103A3	TP_NB_CFG<39>	TP_NB_CFG<39> - @m78_lib.M78	16A6	VIDEO_MUX_BLU	VIDEO_MUX_BLU - @m78_lib.M78	91B7 10B3A3
		=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D6	SPI_WP_L	SPI_WP_L - @m78_lib.M78	61B5	TP_NB_CFG<40>	TP_NB_CFG<40> - @m78_lib.M78	16A6	VIDEO_MUX_GRN	VIDEO_MUX_GRN - @m78_lib.M78	91B7 10B3A3
		=I2C_DIMM_SDA - @m78_lib.M78	32A6 52C6	SYSLD_SW	SYSLD_SW - @m78_lib.M78	61B5	TP_NB_CFG<41>	TP_NB_CFG<41> - @m78_lib.M78	16A6	VIDEO_MUX_RED	VIDEO_MUX_RED - @m78_lib.M78	91B7 10B3A3
		=SMBUS_SB_SDA - @m78_lib.M78	52D7	SYS_LED_ANODE	SYS_LED_ANODE - @m78_lib.M78	50A6	TP_NB_CFG<42>	TP_NB_CFG<42> - @m78_lib.M78	16A6	VR_PWRGD_CLKEN	VR_PWRGD_CLKEN - @m78_lib.M78	7C4 25C5 28A6
		=SMBUS_CK505_SDA - @m78_lib.M78	29B5 52D6	SYS_LED_ANODE_CONN	SYS_LED_ANODE_CONN - @m78_lib.M78	50A3 50A4 50A5	TP_NB_CFG<43>	TP_NB_CFG<43> - @m78_lib.M78	16A6	VR_PWRGD_CLKEN_L	VR_PWRGD_CLKEN_L - @m78_lib.M78	28A8 71C7
		=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D6	SYS_LED_BIAS	SYS_LED_BIAS - @m78_lib.M78	50A7	TP_NB_CFG<44>	TP_NB_CFG<44> - @m78_lib.M78	16A6	WOL_EN	WOL_EN - @m78_lib.M78	25B3
		=I2C_DIMM_SDA - @m78_lib.M78	32A6 52C6	SYS_LED_EN	SYS_LED_EN - @m78_lib.M78	50A8	TP_NB_CFG<45>	TP_NB_CFG<45> - @m78_lib.M78	16A6	WOW_EN	WOW_EN - @m78_lib.M78	13C3 24C8
		=SMBUS_SB_SDA - @m78_lib.M78	52D7	SYS_LED_ILIM	SYS_LED_ILIM - @m78_lib.M78	50A6	TP_NB_CFG<46>	TP_NB_CFG<46> - @m78_lib.M78	16A6	XDP_BPM_L<0>	XDP_BPM_L<0> - @m78_lib.M78	10C6 13C6
		=SMBUS_CK505_SDA - @m78_lib.M78	29B5 52D6	SYS_LED_IREF	SYS_LED_IREF - @m78_lib.M78	50A7	TP_NB_CFG<47>	TP_NB_CFG<47> - @m78_lib.M78	16A6	XDP_BPM_L<4..0>	XDP_BPM_L<4..0> - @m78_lib.M78	100A3
		=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D6	SYS_LED_RETURN_CONN	SYS_LED_RETURN_CONN - @m78_lib.M78	50A3 50A4 50A5	TP_NB_CFG<48>	TP_NB_CFG<48> - @m78_lib.M78	16A6	XDP_BPM_L<5>	XDP_BPM_L<5> - @m78_lib.M78	10C5 13C6 100A3
A	SMC_BATT_ISENSE	=SMBUS_CK505_SDA - @m78_lib.M78	29B5 52D6	SYS_LGP_ANODE	SYS_LGP_ANODE - @m78_lib.M78	50A4	TP_NB_CFG<49>	TP_NB_CFG<49> - @m78_lib.M78	16A6	XDP_CPUREST_L	XDP_CPUREST_L - @m78_lib.M78	13B4
		=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D6	SYS_LGP_RETURN	SYS_LGP_RETURN - @m78_lib.M78	50A4	TP_NB_CFG<50>	TP_NB_CFG<50> - @m78_lib.M78	16A6	XDP_DBRESET_L	XDP_DBRESET_L - @m78_lib.M78	10C6 13B3 28A5
		=I2C_DIMM_SDA - @m78_lib.M78	32A6 52C6	SYS_ONOFFIRE	SYS_ONOFFIRE - @m78_lib.M78	50A4 50B8 50B2	TP_NB_CFG<51>	TP_NB_CFG<51> - @m78_lib.M78	16A6	XDP_OBS20	XDP_OBS20 - @m78_lib.M78	13B6
		=SMBUS_SB_SDA - @m78_lib.M78	52D7	TMSD_CLK_N	TMSD_CLK_N - @m78_lib.M78	85A7 94C8 10B3D	TP_NB_CFG<52>	TP_NB_CFG<52> - @m78_lib.M78	16C6	XDP_PWRGD	XDP_PWRGD - @m78_lib.M78	13C6
		=SMBUS_CK505_SDA - @m78_lib.M78	29B5 52D6	TMSD_CLK_P	TMSD_CLK_P - @m78_lib.M78	85A7 94C8 10B3D	TP_NB_CFG<53>	TP_NB_CFG<53> - @m78_lib.M78	16C6	XDP_TCK	XDP_TCK - @m78_lib.M78	10A7 10C6 13B6 100A3
		=I2C_DIMM_SCL - @m78_lib.M78	31A6 52D									

	8	7	6	5	4	3	2	1
D	Title: Cref Part Report							
	Design: m78							
	Date: May 7 18:11:37 2007							
	C600 CAP_402 m78[6D7]							
	C621 CAP_603 m78[6D6]							
	C622 CAP_805 m78[6D7]							
	C623 CAP_805 m78[6D7]							
	C624 CAP_1210 m78[6D8]							
	C625 CAP_P_6_3X5.5-SM m78[6D8]							
	C701 CAP_402 m78[7C6]							
C702 CAP_402 m78[7C5]								
C703 CAP_402 m78[7C6]								
C704 CAP_402 m78[7C5]								
C705 CAP_402 m78[7C6]								
C706 CAP_402 m78[7B5]								
C707 CAP_402 m78[7B5]								
C708 CAP_402 m78[7B5]								
C709 CAP_402 m78[7B6]								
C710 CAP_402 m78[7B5]								
C1000 CAP_402 m78[10B5]								
C1200 CAP_805 m78[12D7]								
C1201 CAP_805 m78[12D6]								
C1202 CAP_805 m78[12D6]								
C1203 CAP_805 m78[12D6]								
C1204 CAP_805 m78[12D6]								
C1205 CAP_805 m78[12D5]								
C1206 CAP_805 m78[12D5]								
C1207 CAP_805 m78[12D5]								
C1208 CAP_805 m78[12D4]								
C1209 CAP_805 m78[12D4]								
C1210 CAP_805 m78[12C7]								
C1211 CAP_805 m78[12C6]								
C1212 CAP_805 m78[12C6]								
C1213 CAP_805 m78[12C6]								
C1214 CAP_805 m78[12C6]								
C1215 CAP_805 m78[12C5]								
C1216 CAP_805 m78[12C5]								
C1217 CAP_805 m78[12C5]								
C1218 CAP_805 m78[12C4]								
C1219 CAP_805 m78[12C4]								
C1220 CAP_805 m78[12C7]								
C1221 CAP_805 m78[12C6]								
C1222 CAP_805 m78[12C6]								
C1223 CAP_805 m78[12C6]								
C1224 CAP_805 m78[12C6]								
C1225 CAP_805 m78[12C5]								
C1226 CAP_805 m78[12B7]								
C1227 CAP_805 m78[12B6]								
C1228 CAP_805 m78[12B6]								
C1229 CAP_805 m78[12B6]								
C1230 CAP_805 m78[12B6]								
C1231 CAP_805 m78[12B5]								
C1235 CAP_P_6_3X8-SM m78[12A3]								
C1236 CAP_402 m78[12A2]								
C1237 CAP_402 m78[12A2]								
C1238 CAP_402 m78[12A2]								
C1239 CAP_402 m78[12A2]								
C1240 CAP_402 m78[12A1]								
C1241 CAP_402 m78[12A1]								
C1250 CAP_P_CASE-D2-SM1 m78[12B7]								
C1251 CAP_P_CASE-D2-SM1 m78[12B6]								
C1252 CAP_P_CASE-D2-SM1 m78[12B5]								
C1253 CAP_P_CASE-D2-SM1 m78[12B5]								
C1254 CAP_P_CASE-D2-SM1 m78[12B6]								
C1255 CAP_P_CASE-D2-SM1 m78[12B5]								
C1280 CAP_603 m78[12B3]								
C1281 CAP_402 m78[12B2]								
C1300 CAP_402 m78[13B5]								
C1301 CAP_402 m78[13B4]								
C1410 CAP_402 m78[14A6]								
C1425 CAP_402 m78[14A7]								
C1615 CAP_402 m78[16C3]								
C1616 CAP_402 m78[16C3]								
C1622 CAP_402 m78[16C1]								
C1623 CAP_402 m78[16C1]								
C1624 CAP_603 m78[16C1]								
C1625 CAP_402 m78[16C1]								
C1640 CAP_402 m78[16A3]								
C1801 CAP_402 m78[18A4]								
C1802 CAP_402 m78[18A4]								
C1803 CAP_402 m78[18A4]								
C1804 CAP_402 m78[18A4]								
C1805 CAP_402 m78[18A5]								
C1806 CAP_402 m78[18A5]								
C1807 CAP_402 m78[18A5]								
C1911 CAP_402 m78[19A3]								
C1912 CAP_402 m78[19A3]								
C1913 CAP_402 m78[19A3]								
C2100 CAP_P_6_3X8-SM m78[21D7]								
C2101 CAP_805 m78[21D7]								
C2102 CAP_402 m78[21D7]								
C2103 CAP_402 m78[21D6]								
C2104 CAP_402 m78[21D6]								
C2110 CAP_805 m78[21C7]								
C2111 CAP_402 m78[21C7]								
C2112 CAP_402 m78[21C7]								
C2113 CAP_402 m78[21C6]								
C2114 CAP_402 m78[21C6]								
C2115 CAP_402 m78[21C6]								
C2120 CAP_P_6_3X8-SM m78[21C7]								
C2121 CAP_603 m78[21C7]								
C2122 CAP_603 m78[21C7]								
C2123 CAP_603 m78[21C6]								
C2124 CAP_402 m78[21C6]								
C2130 CAP_P_6_3X8-SM m78[21C7]								
C2131 CAP_805 m78[21C7]								
C2132 CAP_805 m78[21C7]								
C2135 CAP_402 m78[21C7]								
C2140 CAP_P_6_3X8-SM m78[21B7]								
C2141 CAP_805 m78[21B7]								
C2142 CAP_805 m78[21B6]								
C2143 CAP_603 m78[21B6]								
C2144 CAP_402-1 m78[21B6]								
C2145 CAP_805 m78[21B6]								
C2146 CAP_603 m78[21B6]								
C2148 CAP_402 m78[21B6]								
C2150 CAP_805 m78[21A7]								
C2151 CAP_402-1 m78[21A6]								
C2160 CAP_402 m78[21A7]								
C2161 CAP_402 m78[21A7]								
C2165 CAP_402 m78[21A7]								
C2170 CAP_603 m78[21D4]								
C2171 CAP_402-1 m78[21D4]								
C2173 CAP_P_SM-CASE-C1 m78[21C4]								
C2174 CAP_603 m78[21C4]								
C2177 CAP_603 m78[21C4]								
C2180 CAP_402 m78[21D2]								
C2181 CAP_805 m78[21D2]								
C2182 CAP_402 m78[21D2]								
C2183 CAP_805 m78[21C3]								
C2184 CAP_402 m78[21C2]								
C2190 CAP_603 m78[21B4]								
C2191 CAP_402 m78[21B3]								
C2192 CAP_402 m78[21B3]								
C2195 CAP_603 m78[21A4]								
C2196 CAP_805 m78[21A3]								
C2197 CAP_402 m78[21A3]								
C2200 CAP_402 m78[22B2]								
C2201 FILTER_3P_A_NFM18 m78[22B2]								
C2213 CAP_603 m78[22B2]								
C2500 CAP_402 m78[25C2]								
C2501 CAP_402 m78[25B2]								
C2600 CAP_402 m78[26A3]								
C2601 CAP_402 m78[26A3]								
C2700 CAP_P_SM-CASE-C1 m78[27C7]								
C2701 CAP_402 m78[27A6]								
C2702 CAP_402 m78[27B1]								
C2703 CAP_402 m78[27C8]								
C2704 CAP_402 m78[27D8]								
C2705 CAP_805 m78[27C7]								
C2706 CAP_805 m78[27C7]								
C2707 CAP_603 m78[27C7]								
C2708 CAP_603 m78[27A6]								
C2711 CAP_402 m78[27D1]								
C2712 CAP_402 m78[27C1]								
C2714 CAP_402 m78[27D1]								
C2715 CAP_402 m78[27C1]								
C2717 CAP_402 m78[27A6]								
C2718 CAP_402 m78[27B1]								
C2719 CAP_402 m78[27D3]								
C2721 CAP_402 m78[27B3]								
C2722 CAP_402 m78[27B1]								
C2723 CAP_402 m78[27B1]								
C2724 CAP_603 m78[27B1]								
C2725 CAP_402 m78[27D3]								
C2726 CAP_402 m78[27C3]								
C2727 CAP_402 m78[27C3]								
C2728 CAP_402 m78[27C3]								
C2729 CAP_402 m78[27D5]								
C2730 CAP_402 m78[27D5]								
C2731 CAP_402 m78[27D5]								
C2732 CAP_603 m78[27B7]								
C2733 CAP_603 m78[27C5]								
C2734 CAP_402 m78[27D5]								
C2735 CAP_603 m78[27A6]								
C2736 CAP_603 m78[27B7]								
C2737 CAP_402 m78[27C3]								
C2738 CAP_402 m78[27C3]								
C2739 CAP_402 m78[27C1]								
C2741 CAP_402 m78[27B3]								
C2805 CAP_402 m78[28D5]								
C2808 CAP_402 m78[28C6]								
C2809 CAP_402 m78[28C6]								
C2810 CAP_402 m78[28D6]								
C2811 CAP_402 m78[28A7]								
C2900 CAP_402 m78[29D7]								
C2901 CAP_603 m78[29D6]								
C2902 CAP_402 m78[29D6]								
C2903 CAP_402 m78[29D5]								

	8	7	6	5	4	3	2	1			
D	PP1442	PROBEPOINT_SM	m78[7C6]	-03-LF	R1691	RES_402	m78[16A3]	R3030	RES_402	m78[30A4]	
	PP1443	PROBEPOINT_SM	m78[7C6]	Q5702	TRA_2N7002_SOT23-LF	m78[57C5]	R2141	RES_603	R3032	RES_402	m78[30C7]
	PP1444	PROBEPOINT_SM	m78[7B6]	Q7006	TRA_DUAL_SSM6N15FE_S	m78[70A7 70B6]	R2145	RES_603	R3033	RES_402	m78[30C7]
	PP1445	PROBEPOINT_SM	m78[7B6]		OT563		R2150	RES_603	R3034	RES_402	m78[30A7]
	PP1446	PROBEPOINT_SM	m78[7B6]	Q7007	TRA_DUAL_SSM6N15FE_S	m78[70A6 70B6]	R2170	RES_603	R3035	RES_402	m78[30A7]
	PP1447	PROBEPOINT_SM	m78[7B6]		OT563		R2183	RES_402	R3046	RES_402	m78[30C1]
	PP1448	PROBEPOINT_SM	m78[7B6]	Q7100	TRA_MOSFET_NCHN_5P1	m78[71D3]	R2185	RES_402	R3047	RES_402	m78[30C1]
	PP1449	PROBEPOINT_SM	m78[7B6]		MLP5X6-LFPAK		R2186	RES_402	R3050	RES_402	m78[30D1]
	PP1450	PROBEPOINT_SM	m78[7B6]	Q7101	TRA_MOSFET_NCHN_5P1	m78[71D3]	R2190	RES_402	R3051	RES_402	m78[30D1]
	PP1451	PROBEPOINT_SM	m78[7B6]		MLP5X6-LFPAK-DFN		R2195	RES_402	R3052	RES_402	m78[30D1]
	PP1452	PROBEPOINT_SM	m78[7B6]	Q7102	TRA_MOSFET_NCHN_5P1	m78[71C3]	R2200	RES_402	R3053	RES_402	m78[30C1]
	PP1453	PROBEPOINT_SM	m78[7B6]		MLP5X6-LFPAK		R2201	RES_402	R3054	RES_402	m78[30C1]
	PP1454	PROBEPOINT_SM	m78[7B6]	Q7103	TRA_MOSFET_NCHN_5P1	m78[71B3]	R2202	RES_402	R3055	RES_402	m78[30C1]
	PP1455	PROBEPOINT_SM	m78[7B6]		MLP5X6-LFPAK-DFN		R2203	RES_402	R3067	RES_402	m78[30D7]
	PP1456	PROBEPOINT_SM	m78[7B6]	Q7104	TRA_MOSFET_NCHN_5P1	m78[71C3]	R2300	RES_402	R3080	RES_402	m78[30C7]
	PP1457	PROBEPOINT_SM	m78[7B6]		MLP5X6-LFPAK-DFN		R2301	RES_402	R3081	RES_402	m78[30C7]
	PP1458	PROBEPOINT_SM	m78[7B6]	Q7105	TRA_MOSFET_NCHN_5P1	m78[71B3]	R2302	RES_402	R3082	RES_402	m78[30C7]
	PP1459	PROBEPOINT_SM	m78[7B6]		MLP5X6-LFPAK-DFN		R2303	RES_402	R3083	RES_402	m78[30C7]
	PP1460	PROBEPOINT_SM	m78[7B6]	Q7200	TRA_MOSFET_NCHN_5P1	m78[72C4]	R2304	RES_402	R3084	RES_402	m78[30B7]
	PP1461	PROBEPOINT_SM	m78[7B6]		MLP5X6-LFPAK		R2305	RES_402	R3085	RES_402	m78[30B7]
	PP1462	PROBEPOINT_SM	m78[7B6]	Q7201	TRA_MOSFET_NCHN_5P1	m78[72C4]	R2306	RES_402	R3086	RES_402	m78[30B7]
	PP1463	PROBEPOINT_SM	m78[7B6]		MLP5X6-LFPAK-DFN		R2308	RES_402	R3087	RES_402	m78[30B7]
	PP1464	PROBEPOINT_SM	m78[7B6]	Q7204	TRA_MOSFET_NCHN_5P1	m78[72C3]	R2309	RES_402	R3088	RES_402	m78[30B7]
	PP1465	PROBEPOINT_SM	m78[7B6]		MLP5X6-LFPAK-DFN		R2310	RES_402	R3089	RES_402	m78[30B7]
	PP1466	PROBEPOINT_SM	m78[7B6]	Q7300	TRA_FDMS9620S_MLP	m78[73C6]	R2311	RES_402	R3090	RES_402	m78[30B7]
	PP1467	PROBEPOINT_SM	m78[7B6]		TRA_FDMS9620S_MLP	m78[73C3]	R2313	RES_402	R3091	RES_402	m78[30B7]
	PP1468	PROBEPOINT_SM	m78[7B6]	Q7360	TRA_FDMS9620S_MLP	m78[73C3]	R2314	RES_402	R3098	RES_402	m78[30B4]
	PP1469	PROBEPOINT_SM	m78[7B6]	Q7400	TRA_FDMS9620S_MLP	m78[74C6]	R2315	RES_402	R3100	RES_402	m78[31D2]
	PP1470	PROBEPOINT_SM	m78[7A6]	Q7460	TRA_FDMS296_MICROFET	m78[74C3]	R2316	RES_402	R3101	RES_402	m78[31C2]
	PP1471	PROBEPOINT_SM	m78[7A6]		3X3		R2400	RES_402	R3140	RES_402	m78[31A3]
	PP1472	PROBEPOINT_SM	m78[7A6]	Q7461	TRA_FDMS296_MICROFET	m78[74C3]	R2401	RES_402	R3141	RES_402	m78[31A3]
	PP1473	PROBEPOINT_SM	m78[7A6]		3X3		R2402	RES_402	R3200	RES_402	m78[32C2]
	PP1474	PROBEPOINT_SM	m78[7A6]	Q7520	TRA_MOSFET_NCHN_5P1	m78[75D4]	R2403	RES_402	R3201	RES_402	m78[32C2]
	PP1475	PROBEPOINT_SM	m78[7A6]		MLP5X6-LFPAK		R2404	RES_402	R3240	RES_402	m78[32A3]
	PP1476	PROBEPOINT_SM	m78[7A6]	Q7521	TRA_MOSFET_NCHN_5P1	m78[75C4]	R2405	RES_402	R3241	RES_402	m78[32A3]
	PP1477	PROBEPOINT_SM	m78[7A6]		MLP5X6-LFPAK-DFN		R2406	RES_402	R3300	RES_402	m78[33D5]
	PP1478	PROBEPOINT_SM	m78[7A6]	Q7603	TRA_2N7002_SOT23-LF	m78[76A6]	R2407	RES_402	R3301	RES_402	m78[33D5]
	PP1479	PROBEPOINT_SM	m78[7A6]	Q7620	TRA_FDMS9620S_MLP	m78[76C7]	R2408	RES_402	R3302	RES_402	m78[33D5]
	PP1480	PROBEPOINT_SM	m78[7A6]	Q7640	TRA_SINGLE_MOSFET_NC	m78[76B7]	R2409	RES_402	R3303	RES_402	m78[33D5]
	PP1481	PROBEPOINT_SM	m78[7A6]		HN_SOT-23		R2413	RES_402	R3304	RES_402	m78[33C5]
	PP1482	PROBEPOINT_SM	m78[7A6]	Q7660	TRA_MOSFET_NCHN_5P1	m78[76C3]	R2414	RES_402	R3305	RES_402	m78[33C5]
	PP1483	PROBEPOINT_SM	m78[7A6]		MLP5X6-LFPAK		R2415	RES_402	R3400	RES_402	m78[34C7]
	PP1484	PROBEPOINT_SM	m78[7A6]	Q7661	TRA_MOSFET_NCHN_5P1	m78[76B3]	R2423	RES_402	R3401	RES_402	m78[34C7]
	PP1485	PROBEPOINT_SM	m78[7A6]		MLP5X6-LFPAK-DFN		R2424	RES_402	R3410	RES_402	m78[34A5]
	PP1486	PROBEPOINT_SM	m78[7A6]	Q7800	TRA_IRF7410_SO-8	m78[78D4]	R2425	RES_402	R3720	RES_402	m78[37C6]
	PP1487	PROBEPOINT_SM	m78[7A6]	Q7801	TRA_SINGLE_MOSFET_NC	m78[78D5]	R2426	RES_402	R3740	RES_402	m78[37B7]
	PP1488	PROBEPOINT_SM	m78[7A6]		HN_SOT23		R2427	RES_402	R3741	RES_402	m78[37B6]
	PP1489	PROBEPOINT_SM	m78[7A6]	Q7810	TRA_IRF7410_SO-8	m78[78D7]	R2428	RES_402	R3742	RES_402	m78[37B6]
	PP1490	PROBEPOINT_SM	m78[7A6]	Q7811	TRA_SINGLE_MOSFET_NC	m78[78D8]	R2429	RES_402	R3743	RES_402	m78[37B6]
	PP1491	PROBEPOINT_SM	m78[7A6]		HN_SOT23		R2430	RES_402	R3744	RES_402	m78[37B6]
	PP1492	PROBEPOINT_SM	m78[7A6]	Q7850	TRA_IRF7410_SO-8	m78[78C4]	R2431	RES_402	R3745	RES_402	m78[37B5]
	PP1493	PROBEPOINT_SM	m78[7A6]	Q7851	TRA_SINGLE_MOSFET_NC	m78[78C5]	R2432	RES_402	R3746	RES_402	m78[37B5]
	PP2100	PROBEPOINT_SM	m78[7C7]		HN_SOT23		R2433	RES_402	R3747	RES_402	m78[37B5]
	PP2101	PROBEPOINT_SM	m78[7C7]	Q7890	TRA_MOSFET_PCHN_8P1	m78[78D2]	R2436	RES_402	R3760	RES_402	m78[37C2]
	PP2102	PROBEPOINT_SM	m78[7C7]		SOI		R2437	RES_402	R3765	RES_402	m78[37B2]
	PP2103	PROBEPOINT_SM	m78[7B7]	Q7891	TRA_SINGLE_MOSFET_NC	m78[78C2]	R2438	RES_402	R3780	RES_402	m78[37B2]
	PP2104	PROBEPOINT_SM	m78[7B7]		HN_SOT23		R2439	RES_402	R3781	RES_402	m78[37B2]
	PP2105	PROBEPOINT_SM	m78[7B7]	Q7892	TRA_2N7002DW_SOT-363	m78[78C2 78C1]	R2440	RES_402	R3801	RES_402	m78[38C6]
	PP2106	PROBEPOINT_SM	m78[7B7]	Q7895	TRA_MOSFET_NCHN_5P_S	m78[78B6]	R2441	RES_402	R3811	RES_402	m78[38A5]
	PP2107	PROBEPOINT_SM	m78[7B7]		O-8		R2442	RES_402	R3820	RES_603	m78[38B8]
	PP2108	PROBEPOINT_SM	m78[7B7]	Q7896	TRA_2N7002_SOT23-LF	m78[78A7]	R2500	RES_402	R3821	RES_603	m78[38B8]
	PP2109	PROBEPOINT_SM	m78[7B7]	Q7897	TRA_SINGLE_MOSFET_NC	m78[78A6]	R2502	RES_402	R3880	RES_402	m78[38D3]
	PP2110	PROBEPOINT_SM	m78[7B7]		HN_SOT23		R2504	RES_402	R3890	RES_603	m78[38C2]
	PP2111	PROBEPOINT_SM	m78[7B7]	Q9000	TRA_S13443DV_TSOP-LF	m78[90C7]	R2505	RES_402	R3901	RES_603	m78[39A7]
	PP2112	PROBEPOINT_SM	m78[7B7]	Q9001	TRA_2N7002_SOT23-LF	m78[90B7]	R2506	RES_402	R3902	RES_603	m78[39A7]
	PP2113	PROBEPOINT_SM	m78[7B7]	Q9411	TRA_2N7002DW_SOT-363	m78[94D2 94C2]	R2507	RES_402	R3903	RES_603	m78[39A7]
	PP2114	PROBEPOINT_SM	m78[7B7]	R600	RES_402	m78[6A7]	R2510	RES_402	R3904	RES_402	m78[39A6]
	PP2115	PROBEPOINT_SM	m78[7B7]	R602	RES_402	m78[6A8]	R2511	RES_402	R3910	RES_402	m78[39A4]
	PP2116	PROBEPOINT_SM	m78[7B7]	R604	RES_402	m78[6B7]	R2512	RES_402	R3911	RES_402	m78[39A4]
	PP2117	PROBEPOINT_SM	m78[7B7]	R605	RES_603	m78[6A6]	R2514	RES_402	R3912	RES_402	m78[39A4]
	PP2118	PROBEPOINT_SM	m78[7B7]	R610	RES_402	m78[6D6]	R2515	RES_402	R3913	RES_402	m78[39A4]
	PP2119	PROBEPOINT_SM	m78[7B7]	R1002	RES_402	m78[10D5]	R2516	RES_402	R4000	RES_402	m78[40B6]
	PP2120	PROBEPOINT_SM	m78[7B7]	R1003	RES_402	m78[10C5]	R2523	RES_402	R4001	RES_402	m78[40C7]
	PP2121	PROBEPOINT_SM	m78[7A7]	R1004	RES_402	m78[10C5]	R2524	RES_402	R4002	RES_402	m78[40C7]
	PP2122	PROBEPOINT_SM	m78[7A7]	R1005	RES_402	m78[10B5]	R2525	RES_402	R4010	RES_402	m78[40C2]
	PP2123	PROBEPOINT_SM	m78[7A7]	R1006	RES_402	m78[10B5]	R2526	RES_402	R4011	RES_402	m78[40B2]
	PP2124	PROBEPOINT_SM	m78[7A7]	R1007	RES_402	m78[10A4]	R2527	RES_402	R4012	RES_402	m78[40B2]
	PP2125	PROBEPOINT_SM	m78[7A7]	R1012	RES_402	m78[10A4]	R2528	RES_402	R4013	RES_402	m78[40C2]
	PP2126	PROBEPOINT_SM	m78[7A7]	R1016	RES_402	m78[10B1]	R2529	RES_402	R4080	RES_402	m78[40B8]
	PP2127	PROBEPOINT_SM	m78[7A7]	R1017	RES_402	m78[10B1]	R2530	RES_402	R4090	RES_402	m78[40B6]
	PP2128	PROBEPOINT_SM	m78[7A7]	R1018	RES_402	m78[10B1]	R2531	RES_402	R4200	RES_402	m78[42C7]
	PP2129	PROBEPOINT_SM	m78[7A7]	R1019	RES_402	m78[10B1]	R2532	RES_402	R4250	RES_402	m78[42D3]
	PP2130	PROBEPOINT_SM	m78[7A7]	R1020	RES_402	m78[10B7]	R2533	RES_402	R4251	RES_402	m78[42D2]
	PP2131	PROBEPOINT_SM	m78[7A7]	R1021	RES_402	m78[10B7]	R2534	RES_402	R4252	RES_402	m78[42D2]
	PP2132	PROBEPOINT_SM	m78[7B7]	R1022	RES_402	m78[10A7]	R2535	RES_402	R4260	RES_402	m78[42C3]
	PP2133	PROBEPOINT_SM	m78[7B7]	R1023	RES_402	m78[10A7]	R2536	RES_402	R4261	RES_402	m78[42C3]
	PP3700	PROBEPOINT_SM	m78[7D5]	R1024	RES_402	m78[10A7]	R2544	RES_402	R4262	RES_402	m78[42C2]
	PP3701	PROBEPOINT_SM	m78[7D5]	R1030	RES_402	m78[10A4]	R2545	RES_402	R4300	RES_2512	m78[43D7]
	PP3702	PROBEPOINT_SM	m78[7D5]	R1100	RES_402	m78[11B5]	R2546	RES_402	R4301	RES_2512	m78[43D7]
	PP3703	PROBEPOINT_SM	m78[7D5]	R1101	RES_402	m78[11A5]	R2547	RES_402	R4302	RES_805	m78[43D7]
	PP3704	PROBEPOINT_SM	m78[7D5]	R1290	RES_402	m78[12C2]	R2550	RES_402	R4335	RES_402	m78[43B2]
	PP4000	PROBEPOINT_SM	m78[7D5]	R1291	RES_402	m78[12C2]	R2551	RES_402	R4350	RES_402	m78[43C7]
	PP4001	PROBEPOINT_SM	m78[7D5]	R1292	RES_402	m78[12C2]	R2552	RES_402	R4351	RES_402	m78[43C7]
	PP4002	PROBEPOINT_SM	m78[7D5]	R1293	RES_402	m78[12C2]	R2553	RES_402	R4352	RES_402	m78[43B7]
	PP4003	PROBEPOINT_SM	m78[7D5]	R1294	RES_402	m78[12C2]	R2596	RES_402	R4353	RES_402	m78

	8	7	6	5	4	3	2	1				
D	R4950	RES_402	m78[49C4]	R7032	RES_402	m78[70C3]	R7630	RES_402	m78[76A7]	U2300	SB_I1CH8M_BGA	m78[23D5]
	R4951	RES_402	m78[49C4]	R7033	RES_402	m78[70C3]	R7631	RES_402	m78[76A7]	U2300	SB_I1CH8M_BGA	m78[24B7 24D4]
	R4998	RES_402	m78[49C2]	R7034	RES_402	m78[70D3]	R7661	RES_402	m78[76C2]	U2300	SB_I1CH8M_BGA	m78[25D4]
	R4999	RES_402	m78[49D4]	R7035	RES_402	m78[70B3]	R7664	RES_402	m78[76C3]	U2300	SB_I1CH8M_BGA	m78[26D5 26D8]
	R5000	RES_402	m78[50D6]	R7036	RES_402	m78[70B3]	R7665	RES_402	m78[76B4]	U2803	MC74VHC1G00_SCT0-5	m78[28A7]
	R5010	RES_402	m78[50C6]	R7037	RES_402	m78[70B3]	R7666	RES_402	m78[76C2]	U2900	CLK_SYN_SGL8LP537_OF	m78[29C5]
	R5032	RES_402	m78[50B1]	R7038	RES_402	m78[70B3]	R7667	RES_402	m78[76B2]	N		
	R5033	RES_402	m78[50B1]	R7039	RES_402	m78[70C3]	R7668	RES_402	m78[76B2]	U3700	88E058_QFN	m78[37C4]
	R5034	RES_402	m78[50B1]	R7040	RES_402	m78[70C7]	R7669	RES_402	m78[76C2]	U3780	EEPROM_M24C08_S08	m78[37B2]
	R5035	RES_402	m78[50B1]	R7041	RES_402	m78[70B7]	R7670	RES_402	m78[76C4]	U4000	FN643_BGA	m78[40C5]
R5036	RES_402	m78[50B1]	R7060	RES_402	m78[70A7]	R7692	RES_402	m78[76A6]	U4600	SWI_TPS2060_MSOP	m78[46C7]	
R5037	RES_402	m78[50B1]	R7061	RES_402	m78[70A6]	R7700	RES_402	m78[77C6]	U4601	SWI_TPS2068_MSOP	m78[46D7]	
R5038	RES_402	m78[50B1]	R7062	RES_402	m78[70A6]	R7701	RES_402	m78[77C5]	U4650	PI3USB10_TDFN	m78[46D4]	
R5039	RES_402	m78[50B1]	R7063	RES_402	m78[70B6]	R7702	RES_402	m78[77B5]	U4900	SMC_H882116_BGA	m78[49A3 49C3 49B7 49D7]	
R5040	RES_402	m78[50B1]	R7064	RES_402	m78[70B6]	R7703	RES_402	m78[77B3]	U5000	VDET_RN5VD_SOT23-5A	m78[50D7]	
R5041	RES_402	m78[50B1]	R7065	RES_402	m78[70C6]	R7704	RES_402	m78[77B3]	U5050	MH3120_LFP	m78[50A4]	
R5042	RES_402	m78[50B1]	R7066	RES_402	m78[70C6]	R7705	RES_402	m78[77B2]	U5350	ZXCT1010_SOT23-5	m78[53C4]	
R5043	RES_402	m78[50B1]	R7070	RES_402	m78[70C7]	R7710	RES_402	m78[77D6]	U5500	LM95214_LFP	m78[55B4]	
R5046	RES_402	m78[50A1]	R7080	RES_402	m78[70D3]	R7711	RES_402	m78[77D6]	U5570	EMC1043_MSOP	m78[55D4]	
R5047	RES_402	m78[50B1]	R7081	RES_402	m78[70D3]	R7712	RES_402	m78[77D4]	U6100	FLASH_SST25VF016B_SO	m78[61C5]	
R5048	RES_402	m78[50A1]	R7092	RES_402	m78[70B3]	R7713	RES_402	m78[77C4]	I_S01			
R5050	RES_402	m78[50B6]	R7100	RES_402	m78[71C2]	R7800	RES_402	m78[78D5]	U7010	COMPARTOR_LM339A_SO	m78[70D6]	
R5051	RES_402	m78[50B7]	R7101	RES_603	m78[71C2]	R7801	RES_402	m78[78D5]	I-LF			
R5052	RES_402	m78[50A7]	R7102	RES_1206	m78[71B3]	R7810	RES_402	m78[78D8]	U7052	MC74VHC1G08_SOT23-5-	m78[70C2]	
R5053	RES_402	m78[50A6]	R7103	RES_1206	m78[71D3]	R7811	RES_402	m78[78D7]	LF			
R5055	RES_402	m78[50A3]	R7104	RES_402	m78[71C1]	R7850	RES_402	m78[78C5]	U7056	MC74VHC1G08_SOT23-5-	m78[70C2]	
R5056	RES_402	m78[50A3]	R7105	RES_402	m78[71B2]	R7851	RES_402	m78[78C5]	LF			
R5057	RES_402	m78[50A6]	R7106	RES_402	m78[71B2]	R7870	RES_402	m78[78B7]	U7100	ISL6260C_QFN	m78[71C6]	
R5058	RES_402	m78[50A5]	R7107	RES_402	m78[71B1]	R7871	RES_402	m78[78B7]	U7101	ISL6208_QFN	m78[71D5]	
R5059	RES_402	m78[50A4]	R7108	RES_402	m78[71C8]	R7888	RES_402	m78[78C1]	U7102	ISL6208_QFN	m78[71C5]	
R5070	RES_402	m78[50D2]	R7109	RES_402	m78[71B7]	R7889	RES_402	m78[78C2]	U7201	ISL6208_QFN	m78[72C7]	
R5071	RES_402	m78[50D3]	R7110	RES_402	m78[71B7]	R7891	RES_402	m78[78D3]	U7300	ISL6539_SSOP	m78[73C5]	
R5078	RES_402	m78[50D1]	R7111	RES_402	m78[71B8]	R7892	RES_402	m78[78D2]	U7400	ISL6539_SSOP	m78[74C5]	
R5080	RES_402	m78[50B1]	R7112	RES_402	m78[71D7]	R7893	RES_402	m78[78D3]	U7500	ISL6269_QFN	m78[75D6]	
R5082	RES_402	m78[50B1]	R7114	RES_402	m78[71B7]	R7894	RES_805	m78[78D1]	U7501	SN74LVC1G07_SCT0	m78[75D8]	
R5083	RES_402	m78[50A1]	R7115	RES_402	m78[71B4]	R7895	RES_402	m78[78A7]	U7550	LMREG_B03533FV_MSOP-	m78[75B4]	
R5084	RES_402	m78[50A1]	R7116	RES_402	m78[71B4]	R7896	RES_402	m78[78A6]	U7600	LDC328L_QFN	m78[76C5]	
R5086	RES_402	m78[50A1]	R7117	RES_402	m78[71B5]	R7897	RES_402	m78[78B6]	U7601	COMPARTOR_LM3393_SOI	m78[76D6 76A7]	
R5087	RES_402	m78[50B1]	R7118	RES_402	m78[71B5]	R7898	RES_402	m78[78B6]	-1-LF			
R5088	RES_402	m78[50A1]	R7119	RES_402	m78[71C8]	R8500	RES_402	m78[85C7]	U7710	TPS62050_MSOP	m78[77D5]	
R5090	RES_402	m78[50B1]	R7120	RES_402	m78[71D7]	R8501	RES_402	m78[85C5]	U7750	TPS62510_BGA	m78[77B4]	
R5091	RES_402	m78[50B1]	R7121	RES_402	m78[71D7]	R8502	RES_402	m78[85C7]	U8570	EEPROM_M24C02_S08	m78[85D2]	
R5092	RES_402	m78[50B1]	R7122	RES_402	m78[71A4]	R8503	RES_402	m78[85A4]	U9130	VIDEO_TS3V330_SOP	m78[91B7]	
R5093	RES_402	m78[50B1]	R7123	RES_402	m78[71A4]	R8505	RES_402	m78[85B4]	U9160	74LVC1G125LF_SOT23-5	m78[91B4]	
R5094	RES_402	m78[50B1]	R7126	THERMISTOR_402	m78[71C8]	R8570	RES_402	m78[85D3]	U9161	74LVC1G125LF_SOT23-5	m78[91A4]	
R5096	RES_402	m78[50B1]	R7127	RES_402	m78[71C7]	R9000	RES_402	m78[90C8]	V95065	VREG_REF3133_SOT23-3	m78[9506]	
R5190	RES_402	m78[51B2]	R7130	RES_402	m78[71B4]	R9001	RES_402	m78[90C7]	XW4900	SHORT_SM	m78[49C2]	
R5191	RES_402	m78[51C2]	R7131	THERMISTOR_0603-LF	m78[71B4]	R9002	RES_805	m78[90C8]	XW5309	SHORT_SM	m78[53D7]	
R5192	RES_402	m78[51C4]	R7140	RES_603	m78[71B1]	R9003	RES_805	m78[90C8]	XW5350	SHORT_SM	m78[53C3]	
R5200	RES_402	m78[52D7]	R7141	RES_603	m78[71C1]	R9070	RES_402	m78[90B7]	XW5500	SHORT_SM	m78[55A4]	
R5201	RES_402	m78[52D7]	R7142	RES_402	m78[71D4]	R9074	RES_402	m78[90B2]	XW5501	SHORT_SM	m78[55A4]	
R5230	RES_402	m78[52A7]	R7143	RES_402	m78[71C4]	R9075	RES_402	m78[90B2]	XW5502	SHORT_SM	m78[55A4]	
R5231	RES_402	m78[52A7]	R7197	RES_402	m78[71D6]	R9090	RES_805	m78[90C6]	XW5503	SHORT_SM	m78[55A4]	
R5250	RES_402	m78[52D4]	R7199	RES_402	m78[71C7]	R9099	RES_402	m78[90C8]	XW7100	SHORT_SM	m78[71A6]	
R5251	RES_402	m78[52D4]	R7200	RES_402	m78[72C3]	R9140	RES_402	m78[91A6]	XW7111	SHORT_SM	m78[71B2]	
R5260	RES_402	m78[52C4]	R7201	RES_603	m78[72B3]	R9141	RES_402	m78[91B6]	XW7102	SHORT_SM	m78[71B1]	
R5261	RES_402	m78[52C4]	R7203	RES_1206	m78[72C3]	R9142	RES_402	m78[91B6]	XW7103	SHORT_SM	m78[71D2]	
R5270	RES_402	m78[52D2]	R7204	RES_402	m78[72C2]	R9160	RES_402	m78[91B3]	XW7104	SHORT_SM	m78[71D1]	
R5271	RES_402	m78[52D2]	R7241	RES_603	m78[72C2]	R9161	RES_402	m78[91A3]	XW7203	SHORT_SM	m78[72C3]	
R5280	RES_402	m78[52C2]	R7250	RES_402	m78[72C5]	R9400	RES_402	m78[94D7]	XW7204	SHORT_SM	m78[72C2]	
R5281	RES_402	m78[52C2]	R7300	RES_402	m78[73B7]	R9402	RES_402	m78[94D7]	XW7300	SHORT_SM	m78[73B4]	
R5290	RES_402	m78[52B2]	R7301	RES_402	m78[73B7]	R9403	RES_402	m78[94D7]	XW7400	SHORT_SM	m78[74B4]	
R5291	RES_402	m78[52B2]	R7306	RES_1206	m78[73C7]	R9404	RES_402	m78[94C7]	XW7500	SHORT_SM	m78[75C5]	
R5309	RES_402	m78[53D7]	R7310	RES_1206	m78[73A3]	R9405	RES_402	m78[94C7]	XW7600	SHORT_SM	m78[76A5]	
R5339	RES_402	m78[53B7]	R7311	RES_1206	m78[73A3]	R9408	RES_402	m78[94C7]	Y2800	CRYSTAL_4PIN_SM-LF	m78[28C7]	
R5340	RES_402	m78[53B8]	R7312	RES_1206	m78[73A3]	R9409	RES_402	m78[94C7]	Y2901	CRYSTAL_5X3_2-SM	m78[29C6]	
R5341	RES_402	m78[53B7]	R7313	RES_1206	m78[73A3]	R9410	RES_402	m78[94D2]	Y3750	CRYSTAL_SM-3-LF	m78[37B5]	
R5342	RES_402	m78[53B7]	R7321	RES_402	m78[73C5]	R9411	RES_402	m78[94D2]	Y4000	CRYSTAL_HC49-USMD	m78[40B7]	
R5343	RES_1206	m78[53B5]	R7323	RES_402	m78[73B5]	R9412	RES_402	m78[94D2]	Y5020	CRYSTAL_SM-4	m78[50C8]	
R5350	RES_2512-1	m78[53C3]	R7331	RES_402	m78[73C5]	R9413	RES_402	m78[94C2]	ZH500	HOLE_VIA	m78[7C1]	
R5351	RES_402	m78[53C3]	R7356	RES_1206	m78[73C2]	R9414	RES_402	m78[94C2]	ZH501	HOLE_VIA	m78[7C1]	
R5352	RES_402	m78[53C2]	R7361	RES_402	m78[73C3]	R9415	RES_402	m78[94B7]	ZH502	HOLE_VIA	m78[7C1]	
R5353	RES_402	m78[53D3]	R7371	RES_402	m78[73C3]	R9420	RES_402	m78[94D1]	ZH503	HOLE_VIA	m78[7C1]	
R5354	RES_402	m78[53D3]	R7382	RES_402	m78[73C4]	R9421	RES_402	m78[94D1]	ZH504	HOLE_VIA	m78[7B1]	
R5355	RES_402	m78[53D3]	R7383	RES_402	m78[73B4]	R9422	RES_402	m78[94C2]	ZH505	HOLE_VIA	m78[7B1]	
R5370	RES_402	m78[53A7]	R7384	RES_402	m78[73B4]	RP3300	RP4K4F_SM-LF	m78[33C4 33C4 33C4 33C4]	ZH506	HOLE_VIA	m78[7B1]	
R5500	RES_402	m78[55B2]	R7390	RES_402	m78[73B2]	RP3305	RP4K4F_SM-LF	m78[33B4 33C4 33C4 33C4]	ZH507	HOLE_VIA	m78[7B1]	
R5501	RES_402	m78[55A2]	R7391	RES_402	m78[73B2]	RP3310	RP4K4F_SM-LF	m78[33D4 33A4 33A4 33A4]	ZH508	HOLE_VIA	m78[7B1]	
R5510	RES_402	m78[55B3]	R7400	RES_402	m78[74B7]	RP3330	RP4K4F_SM-LF	m78[33D4 33B4 33B4 33B4]	ZH509	HOLE_VIA	m78[7B1]	
R5512	RES_402	m78[55B3]	R7401	RES_402	m78[74B7]	RP3334	RP4K4F_SM-LF	m78[33B4 33B4 33B4 33B4]	ZH510	HOLE_VIA	m78[7C1]	
R5570	RES_402	m78[55D4]	R7406	RES_1206	m78[74C7]	RP3338	RP4K4F_SM-LF	m78[33A4 33B4 33A4 33A4]	ZH511	HOLE_VIA	m78[7C1]	
R5600	RES_402	m78[56C7]	R7421	RES_402	m78[74C5]	RP3342	RP4K4F_SM-LF	m78[33B4 33C4 33C4 33C4]	ZH512	HOLE_VIA	m78[7C1]	
R5601	RES_402	m78[56A7]	R7423	RES_402	m78[74B5]	RP3346	RP4K4F_SM-LF	m78[33D4 33C4 33B4 33C4]	ZH513	HOLE_VIA	m78[7C1]	
R5602	RES_1206	m78[56D6]	R7431	RES_402	m78[74C5]	RP3350	RP4K4F_SM-LF	m78				