

# M78-EVT

03/27/2007



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
28		495025	ENGINEERING RELEASED	03/27/07	?

Page	Contents	Sync
1	Table of Contents	N/A
2	System Block Diagram	DEREK 03/05/2007
3	Power Block Diagram	MARK 03/05/2007
4	BOM Configuration	JAMES 03/05/2007
5	Revision History	JAMES 03/05/2007
6	Power Conn / Alias	MARK 03/05/2007
7	Functional / ICT Test	JAMES 03/05/2007
8	GROUNDING ALIASES	MARK 03/05/2007
9	CPU FSB	JAMES 03/05/2007
10	CPU Power & Ground	JAMES 03/05/2007
11	CPU Decoupling & VID	MARK 03/05/2007
12	eXtended Debug Port (XDP)	JAMES 03/05/2007
13	NB CPU Interface	T9_MLB_NOME 03/05/2007
14	NB PEG / Video Interfaces	T9_MLB_NOME 03/05/2007
15	NB Misc Interfaces	T9_MLB_NOME 03/05/2007
16	NB DDR2 Interfaces	T9_MLB_NOME 03/05/2007
17	NB Power 1	T9_MLB_NOME 03/05/2007
18	NB Power 2	T9_MLB_NOME 03/05/2007
19	NB Grounds	T9_MLB_NOME 03/05/2007
20	NB Standard Decoupling	JAMES 03/05/2007
21	NB Graphics Decoupling	JAMES 03/05/2007
22	SB Enet, Disk, FSB, LPC	DAVE 03/05/2007
23	SB PCI, PCIe, DMI, USB	DAVE 03/05/2007
24	SB Pwr Mgt, GPIO, Clink	DAVE 03/05/2007
25	SB Power & Ground	DAVE 03/05/2007
26	SB Decoupling	DAVE 03/05/2007
27	SB Misc	DAVE 03/05/2007
28	Clock (CK505)	JAMES 03/05/2007
29	Clock Termination	JAMES 03/05/2007
30	DDR2 SO-DIMM Connector A	JAMES 03/05/2007
31	DDR2 SO-DIMM Connector B	JAMES 03/05/2007
32	Memory Active Termination	JAMES 03/05/2007
33	PCI-E MiniCard Connector	DOUG 03/05/2007
34	Ethernet (Yukon)	DOUG 03/05/2007
35	YUKON/ULTRA SUPPORT	DOUG 03/05/2007
36	ETHERNET CONNECTOR	DOUG 03/05/2007
37	FW: 1394B CONTROLLER	DOUG 03/05/2007
38	FW: 1394B MISC	DOUG 03/05/2007
39	FIREWIRE CONNECTORS	DOUG 03/05/2007
40	PATA Connector	DAVE 03/05/2007
41	SATA Connectors	DOUG 03/05/2007
42	EXTERNAL USB CONNECTORS	DOUG 03/05/2007
43	Internal USB Connections	DOUG 03/05/2007
44	SMC	DAVE 03/05/2007
45	SMC Support	DAVE 03/05/2007

Page	Contents	Sync
46	LPC+ Debug Connector	DAVE 03/05/2007
47	SMBUS CONNECTIONS	DAVE 03/05/2007
48	Current & Voltage Sensing	DAVE 03/05/2007
49	Thermal Sensors	DAVE 03/05/2007
50	HD AND OD FAN	DAVE 03/05/2007
51	CPU FAN	DAVE 03/05/2007
52	ALS Support	DAVE 03/05/2007
53	SPI BootROM	DAVE 03/05/2007
54	POWER SEQUENCING BLOCK DIAGRAM	MARK 03/05/2007
55	PGOOD and Power Sequencing	MARK 03/05/2007
56	IMVP6 CPU VCore Regulator	MARK 03/05/2007
57	IMVP6 3RD PHASE	MARK 03/05/2007
58	1.5V / 1.05V SUPPLIES	MARK 03/05/2007
59	1.25V / MCH CORE SUPPLIES	MARK 03/05/2007
60	1.8V S3 / 0.9V S0 SUPPLIES	MARK 03/05/2007
61	5V S5 / 3.3V S3 SUPPLIES	MARK 03/05/2007
62	3.3V / 2.5V POWER SUPPLIES	MARK 03/05/2007
63	S3 & S0 FETS	MARK 03/05/2007
64	MXM PCI-E & PWR	MINGJING 03/05/2007
65	MXM I/O	MINGJING 03/05/2007
66	INTERNAL DISPLAY CONNS	MINGJING 03/05/2007
67	Analog Video Support	MINGJING 03/05/2007
68	External Display Conns	MINGJING 03/05/2007
69	MLB: AUDIO CONNECTOR	DEREK 03/05/2007
70	CPU/FSB Constraints	JONATHAN 03/05/2007
71	NB Constraints	JONATHAN 03/05/2007
72	Memory Constraints	JONATHAN 03/05/2007
73	SB Constraints (1 of 2)	JONATHAN 03/05/2007
74	SB Constraints (2 of 2)	JONATHAN 03/05/2007
75	Clock Constraints	JONATHAN 03/05/2007
76	FireWire & SMC Constraints	JONATHAN 03/05/2007
77	M72/M78 SPECIFIC CONSTRAINTS	JONATHAN 03/05/2007
78	M72/M78 RULE DEFINITIONS	JONATHAN 03/05/2007
79	Cross Reference Page	
80	Cross Reference Page	
81	Cross Reference Page	
82	Cross Reference Page	
83	Cross Reference Page	
84	Cross Reference Page	
85	Cross Reference Page	
86	Cross Reference Page	
87	Cross Reference Page	

DRAWING  
TITLE=M78  
ABBREV=DRAWING  
LAST\_MODIFIED FOR Mar 27 10:24:19 2007

DIMENSIONS ARE IN MILLIMETERS  XX : _____  X.XX : _____  X.XXX : _____  ANGLES : _____  DO NOT SCALE DRAWING   THIRD ANGLE PROJECTION	<b>METRIC</b>		 Apple Computer Inc.  <b>NOTICE OF PROPRIETARY PROPERTY</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	DRAFTER ENG APPD QA APPD RELEASE	DESIGN CK MFG APPD DESIGNER SCALE		TITLE  <b>SCH, M78, MLB</b>
	MATERIAL/FINISH NOTED AS APPLICABLE	SIZE <b>D</b>		DRAWING NUMBER 051-7229
	REV. 28			SHT 1 OF 118



**System Block Diagram**

SYNC\_MASTER=DEREK      SYNC\_DATE=1/19/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	2		118



8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8
630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6
607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA
V6	LOW_TDP
V8	HIGH_TDP

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880430	1	IC,NB,CRESTLINE,PM,CO,OS	U1400	CRITICAL	
33880427	1	IC,SB,IC8M,B1,OS	U2300	CRITICAL	
35980130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB,FAB,IO ALIGNMENT,M72	IO1	CRITICAL	
069-2046	1	M72/M78 22UF CAP INTERCHANGEABILITY	DOC1		
825-6447	1	MLB LABEL,48.0X4.8	X14	CRITICAL	
341S1892	1	IC,2K I2C EEPROM,MXM	U8570	CRITICAL	MXM_ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7229	1	PCB,SCHEM,MLB,M78	SCH1		24_INCH_LCD
820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD
341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD
11480292	1	RES,5.76K,0402,18,1/16W,LF	R7117		24_INCH_LCD
13280010	1	CAP,CER,390PF,108,50V,0402	C7113		24_INCH_LCD
13280101	1	CAP,CER,0.33UF,108,6.3V,0402	C7128		24_INCH_LCD
13280131	1	CAP,CER,0.033UF,108,16V,0402	C7134		24_INCH_LCD

051-7228	1	PCB,SCHEM,MLB,M72	SCH1		20_INCH_LCD
820-2143	1	PCB,FAB,MLB,M72,HF	MLB1		20_INCH_LCD
341T0056	1	EFI_ROM,M72/M78	U6100	CRITICAL	
341T0055	1	IC,SMC,M72	U4900	CRITICAL	20_INCH_LCD
11480309	1	RES,8.66K,0402,18,1/16W,LF	R7117		20_INCH_LCD
13280205	1	CAP,CER,270PF,108,50V,0402	C7113		20_INCH_LCD
13280103	1	CAP,CER,0.22UF,108,6.3V,0402	C7128		20_INCH_LCD
13280070	1	CAP,CER,0.015UF,108,16V,0402	C7134		20_INCH_LCD

33783438	1	IC,MDC,SR,E1,Q8,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU
33783436	1	IC,MDC,SR,E1,Q8,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU
33783435	1	IC,MDC,SR,E1,Q8,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU
33783461	1	IC,MDC,SR,E1,Q8,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU
33783460	1	IC,MDC,SR,E1,Q8,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33783437	33783436		CPU	CPU, 2.6G, 55W
124-0361	124-0339		C7490,C7491	CAP
37180464	37180154		D7624,D7664	DIODES

MXM\_PWR\_SENSE BOMOPTION CHANGE FOR PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10780070	1	RES,0-OHM,2512	R5350		PRODUCTION
11680090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION

BOM Configuration

SYNC\_MASTER=JAMES SYNC\_DATE=10/16/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7229	28
SCALE	SHT	OF
NONE	4	118

8

7

6

5

4

3

2

1

PROTO REVIEW - 11/09/06

Preliminary

D

D

C

C


B

B

A

A

28	
SYNC_MASTER=JAMES	SYNC_DATE=10/16/06
<b>NOTICE OF PROPRIETARY PROPERTY</b>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	5	118	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6

5


4

3

2

1

www.vinafix.vn



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 9100HM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	6	118	



LAYOUT NOTE: PLACE NEAR J1000

Table of testpoints for J1000 including FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, FSB ADSTB L<1>, FSB D L<0>, FSB DSTB L N<0>, FSB DSTB L P<0>, FSB DINV L<0>, FSB D L<16>, FSB DSTB L N<1>, FSB DSTB L P<1>, FSB DINV L<1>, FSB D L<41>, FSB DSTB L N<2>, FSB DSTB L P<2>, FSB DINV L<2>, FSB D L<59>, FSB DSTB L N<3>, FSB DSTB L P<3>, FSB DINV L<3>, FSB LOCK L, FSB CPURST L, CPU INIT L, CPU A20M L, CPU IGNNE L, CPU STPCLK L, CPU INTR, CPU NMI, CPU SMI L, FSB REQ L<0>, FSB REQ L<1>, FSB REQ L<2>, FSB REQ L<3>, FSB REQ L<4>, FSB CLK CPU P, FSB CLK CPU N.

LAYOUT NOTE: PLACE NEAR U1400

Table of testpoints for U1400 including FSB A L<6>, FSB ADSTB L<0>, FSB A L<27>, FSB ADSTB L<1>, FSB D L<0>, FSB DSTB L N<0>, FSB DSTB L P<0>, FSB DINV L<0>, FSB D L<16>, FSB DSTB L N<1>, FSB DSTB L P<1>, FSB DINV L<1>, FSB D L<41>, FSB DSTB L N<2>, FSB DSTB L P<2>, FSB DINV L<2>, FSB D L<59>, FSB DSTB L N<3>, FSB DSTB L P<3>, FSB DINV L<3>, FSB LOCK L, FSB HIT L, FSB HITM L, FSB BNR L, FSB BREQ0 L, FSB DBSY L, FSB DPMR L, FSB REQ L<0>, FSB REQ L<1>, FSB REQ L<2>, FSB REQ L<3>, FSB REQ L<4>, FSB CLK NB P, FSB CLK NB N, VR PWROOD DELAY, NB RESET L, NB CLK100M PCIE P, NB CLK100M PCIE N, DMI S2N N<0>, DMI S2N P<0>, PPOV9\_S3M MEM NBVREFA, PPOV9\_S3M MEM NBVREFB, MEM A DQ<7>, MEM A DQ<14>, MEM A DQ<16>, MEM A DQ<25>, MEM A DQ<39>, MEM A DQ<47>, MEM A DQ<54>, MEM A DQ<59>, MEM A DQS P<0>, MEM A DQS N<0>, MEM A DQS P<1>, MEM A DQS N<1>, MEM A DQS P<2>, MEM A DQS N<2>, MEM A DQS P<3>, MEM A DQS N<3>, MEM A DQS P<4>, MEM A DQS N<4>, MEM A DQS P<5>, MEM A DQS N<5>, MEM A DQS P<6>, MEM A DQS N<6>, MEM A DQS P<7>, MEM A DQS N<7>, MEM B DQ<6>, MEM B DQ<8>, MEM B DQ<23>, MEM B DQ<25>, MEM B DQ<38>, MEM B DQ<44>, MEM B DQ<48>, MEM B DQ<62>, MEM B DQS P<0>, MEM B DQS N<0>, MEM B DQS P<1>, MEM B DQS N<1>, MEM B DQS P<2>, MEM B DQS N<2>, MEM B DQS P<3>, MEM B DQS N<3>, MEM B DQS P<4>, MEM B DQS N<4>, MEM B DQS P<5>, MEM B DQS N<5>, MEM B DQS P<6>, MEM B DQS N<6>, MEM B DQS P<7>, MEM B DQS N<7>, PEG D2R P<7>, PEG D2R N<7>, CLINK NB CLK, CLINK NB DATA.

LAYOUT NOTE: PLACE NEAR U3700

Table of testpoints for U3700 including PCIE CLK100M ENET P, PCIE CLK100M ENET N, PCIE ENET R2D P, PCIE ENET R2D N, ENET RESET L.

LAYOUT NOTE: PLACE NEAR U4000

Table of testpoints for U4000 including PCIE CLK100M FW P, PCIE CLK100M FW N, PCIE FW R2D P, PCIE FW R2D N, FW RESET L.

LAYOUT NOTE: PLACE NEAR U4900






Table of testpoints for U4900 including PCI CLK33M SMC, SMC IRESET L, SMC RESET L, SMC DPWR L, LPC AD<1>.

LAYOUT NOTE: PLACE NEAR U2100


Table of testpoints for U2100 including SB CLK100M SATA P, SB CLK100M SATA N, IDE PDIOR L, IDE PDIORDY, IDE PDD<9>, PCIE MINI D2R P, PCIE MINI D2R N, PCIE ENET D2R P, PCIE ENET D2R N, PCIE FW D2R P, PCIE FW D2R N, DMI N2S P<0>, DMI N2S N<0>, SB CLK100M DMI P, SB CLK100M DMI N, PM SYSRST L, PM CLKRUN L, SB CLK14PM TIMER, SB CLK48M USBCTRL, PCI CLK33M SB, SB RTC RST L, SATA A D2R P, SATA A D2R N, LPC AD<1>, USB CAMERA P, USB CAMERA N, USB IR P, USB IR N, USB BT P, USB BT N, SPT SCLK, SPT SO, CLINK NB CLK, CLINK NB DATA.

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

Table of functional testpoints for MAC-1 & ICT including LPC CONNECTOR, "S0" RAILS, "S3" RAILS, "S5" RAILS, FOR ICT, PWROK SEQUENCING, STARTUP (BOOT/WAKE) TIMING, SHUTDOWN/SLEEP TIMING.



MISC GROUND VIAS - NEEDED?



Functional / ICT Test
SYNC\_MASTER=JAMES SYNC\_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. IS THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE (D), DRAWING NUMBER (051-7229), REV. (28), SCALE (NONE), SHEET (7 OF 118).



8

7

6

5

4

3



2

1


### GND RAILS



### CHASSIS GND



**NOTE:**  
 PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



Preliminary

GROUNDING ALIASES	
SYNC_MASTER=MARK	SYNC_DATE=(10/02/2006)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	9	118	

8

7

6

5


4

3

2

1





LAYOUT NOTE:  
 COMP0, 2 CONNECT WITH Z0=27.4OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".  
 COMP1, 3 CONNECT WITH Z0=55OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".

NOTE: SYNCED FROM T9\_MLB, CHANGED SOCKET TO 511S0038 (P)

**CPU FSB**


SYNC\_MASTER=JAMES SYNC\_DATE=11/09/06

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7229	28
SCALE		SHT	OF
NONE		10	118



(CPU CORE POWER)  
 =PPVCORE\_S0\_CPU 6 11 12 53  
 44 A (SV Design Target)  
 41 A (SV HFM)  
 30.4 A (SV LFM)  
 23 A (LV Design Target)

(CPU IO POWER 1.05V)  
 =PP1V05\_S0\_CPU 6 10 12 13 50  
 4500 mA (before VCC stable)  
 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)  
 =PP1V5\_S0\_CPU 6 12  
 130 mA

VID0 AD6 CPU\_VID<0> 12 100  
 VID1 AF5 CPU\_VID<1> 12 100  
 VID2 AB5 CPU\_VID<2> 12 100  
 VID3 AE4 CPU\_VID<3> 12 100  
 VID4 AE3 CPU\_VID<4> 12 100  
 VID5 AF7 CPU\_VID<5> 12 100  
 VID6 AE2 CPU\_VID<6> 12 100

LAYOUT NOTE:  
 PLACE R1100 AND R1101 WITHIN  
 1 INCH OF CPU, NO STUBS

LAYOUT NOTE:  
 CPU\_VCCSENSE\_P/CPU\_VCCSENSE\_N USE  
 ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING.

LAYOUT NOTE:  
 PROVIDE A TEST POINT (WITH NO STUB)  
 TO CONNECT A DIFFERENTIAL PROBE  
 BETWEEN VCCSENSE AND VSSSENSE

NOTE: SYNCED FROM T9\_MLB, CHANGED SOCKET TO 511S0038 (P)

**CPU Power & Ground**

SYNC\_MASTER=JAMES SYNC\_DATE=11/09/06

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	11		118

Current numbers from Merom for Santa Rosa EMTS, doc #20905.


**CPU VCORE HF AND BULK DECOUPLING**  
6X 220UF, 32X 22UF 0805

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:  
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:  
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:  
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:  
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:  
PLACE ON BOTTOMSIDE



LAYOUT NOTE:  
PLACE ON BOTTOMSIDE


**CPU VCORE VID CONNECTIONS**

Resistors to allow for override of CPU VID  
Will probably be removed before production



**VCCA (CPU AVdd) DECOUPLING**


11 4 =PP1V5\_S0\_CPU 1x 10uF, 1x 0.01uF



LAYOUT NOTE:  
PLACE C1281 NEAR PIN B26 OF U1000

**VCCP (CPU I/O) DECOUPLING**

50 13 11 0 4 =PP1V05\_S0\_CPU 1x 330UF, 6x 0.1UF 0402



LAYOUT NOTE:  
PLACE C1235 CLOSE TO CPU

**CPU Decoupling & VID**

SYNC\_MASTER=MARK SYNC\_DATE=10/10/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	12		118

### Mini-XDP Connector

NOTE: This is not the standard XDP pinout.

Use with 920-0451 adapter board to support CPU, NB & SB debugging.




Direction of XDP module

Please avoid any obstructions on even-numbered side of J1300

**eXtended Debug Port (XDP)**  
 SYNC\_MASTER=T9\_MLB\_NONE SYNC\_DATE=11/06/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	13		118



**NB CPU Interface**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	14		



**LVDS Disable**  
 Can leave all signals NC if LVDS is not implemented.  
 Tie VCC\_TX\_LVDS and VCCA\_LVDS to GND.  
 If SDVO is used, VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

**TV-Out Signal Usage:**  
 Composite: DACA only  
 S-Video: DACB & DACC only  
 Component: DACA, DACB & DACC  
 Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.





**TV-Out Disable / CRT Enable**  
 Tie TVx\_DAC and TVx\_RTN to GND. Must power all TVDAC rails. VCCA\_TVx\_DAC and VCCA\_DAC\_BG can share filtering with VCCA\_CRT\_DAC.

**CRT Disable / TV-Out Enable**  
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA\_CRT.

**CRT & TV-Out Disable**  
 Tie TVx\_DAC, TVx\_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT\_TVO\_IREF to GND.  
 Can tie the following rails to GND:  
 VCCA\_CRT\_DAC, VCCA\_DAC\_BG, VCCA\_TVx\_DAC, VCCD\_CRT, VCCD\_QDAC and VCC\_SYNC.


**NOTE:** Must keep VCCD\_TVVDAC powered and filtered at all times!

**Internal Graphics Disable**  
 Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT\_DDC\_\*, L\_CTRL\_\*, L\_DDC\_\*, SDVO\_CTRL\_\* and TV\_DCONSELx to GND.  
 Tie DPLL\_REF\_CLK and DPLL\_REF\_SSCLK to GND.  
 Tie DPLL\_REF\_CLK\* and DPLL\_REF\_SSCLK\* to VCC (VCore).  
 Tie VCCA\_DPLL and VCCA\_DPLL to VCC (VCore).  
 Tie VCC\_AXG and VCC\_AXG\_NCTF to GND.  
 Leave GFX\_VID<3..0> and GFX\_VR\_EN as NC.



**NB PEG / Video Interfaces**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	15		118



NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent Low = Only SDVO or PCIe x16


**NB\_CFG<13:12>**  
 00 = RESERVED  
 01 = XOR Mode Enabled  
 10 = All-Z Mode Enabled  
 11 = Normal Operation

NB\_CFG<8:0> used for debug access

NB\_CFG<13:12> require ICT access

**NB Misc Interfaces**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=01/21/2007  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHEET		OF
NONE	16		118



**NB DDR2 Interfaces**

SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7229	REV. 28
	SCALE NONE	SHEET 17	OF 118






Current numbers from Crestline EDS, doc #21749.

**NB Power 1**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	18	118	



Current numbers from Crestline EDS, doc #21749.

**NB Power 2**

SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7229	REV. 28
	SCALE NONE	SHEET 19	OF 118





D

C

B

A

D

C


B

A

Crestline Thermal Diode Pins  
Mainly for investigation. If not used,  
alias these nets directly to GND.

**NB Grounds**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	20		118



GMCH Core Power  
 1573mA (Int Graphics)  
 1310mA (Ext Graphics)

GMCH ME Core Power  
 540 mA

GMCH FSB I/O Rail  
 850 mA (800MHz FSB)  
 770 mA (667MHz FSB)

GMCH Memory I/O Rail  
 3300 mA (2ch 667MHz)  
 2700 mA (2ch 533MHz)  
 1700 mA (1ch 667MHz)  
 1395 mA (1ch 533MHz)  
 5 mA (standby)

Placeholder for 3.9nH, 1A, 32mOhm

Placeholder for 2.2nH, 1.4A, 17mOhm

Placeholder for 5.6nH, 0.9A, 45mOhm max

100 mA  
 100 mA

Layout Note:  
 Place L and C  
 close to MCH

Layout Note:  
 10uF caps should  
 be close to MCH  
 on opposite side.

Layout Note:  
 10uF caps should  
 be close to MCH  
 on opposite side.

NOTE: This follower is redundant if VCORE is always 1.05V.

NOTE:  
 SYNCED FROM T9\_MLB\_NOME ON 10/31/06  
 CHANGED C2100,20,30,40,73 TO ELEC

**NB Standard Decoupling**  
 SYNC\_MASTER=JAMES SYNC\_DATE=11/03/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHEET	OF	
NONE	21	118	

Current numbers from Crestline EDS, doc #21749.

NOTE:  
SANTA ROSA DESIGN GUIDE REV 1.5  
P. 227-228 TABLE 95


NOTE:  
SANTA ROSA DESIGN GUIDE REV 1.5  
P. 227-228 TABLE 95

15	LVDS BKLT_CTL	TP LVDS BKLT_CTL
15	LVDS BKLT_EN	TRUE TP LVDS BKLT_EN
15	LVDS_CTRL_CLK	TRUE
15	LVDS_CTRL_DATA	
15	LVDS_DDC_CLK	
15	LVDS_DDC_DATA	
15	LVDS_VDD_EN	TRUE TP LVDS_VDD_EN
15	LVDS_IBG	TRUE TP LVDS_IBG
15	LVDS_VREFH	TRUE TP LVDS_VREFH
15	LVDS_VREFL	TRUE TP LVDS_VREFL
15	LVDS_A_CLK_N	TRUE TP LVDS_A_CLK_N
15	LVDS_A_CLK_P	TRUE TP LVDS_A_CLK_P
15	LVDS_B_CLK_N	TRUE TP LVDS_B_CLK_N
15	LVDS_B_CLK_P	TRUE TP LVDS_B_CLK_P
15	LVDS_A_DATA_N<0>	TRUE TP LVDS_A_DATA_N<0>
15	LVDS_A_DATA_N<1>	TRUE TP LVDS_A_DATA_N<1>
15	LVDS_A_DATA_N<2>	TRUE TP LVDS_A_DATA_N<2>
15	LVDS_A_DATA_P<0>	TRUE TP LVDS_A_DATA_P<0>
15	LVDS_A_DATA_P<1>	TRUE TP LVDS_A_DATA_P<1>
15	LVDS_A_DATA_P<2>	TRUE TP LVDS_A_DATA_P<2>
15	LVDS_B_DATA_N<0>	TRUE TP LVDS_B_DATA_N<0>
15	LVDS_B_DATA_N<1>	TRUE TP LVDS_B_DATA_N<1>
15	LVDS_B_DATA_N<2>	TRUE TP LVDS_B_DATA_N<2>
15	LVDS_B_DATA_P<0>	TRUE TP LVDS_B_DATA_P<0>
15	LVDS_B_DATA_P<1>	TRUE TP LVDS_B_DATA_P<1>
15	LVDS_B_DATA_P<2>	TRUE TP LVDS_B_DATA_P<2>
15	=TV_A_DAC	
15	=TV_B_DAC	
15	=TV_C_DAC	
15	=TV_A_RTN	
15	=TV_B_RTN	
15	=TV_C_RTN	
15	TV_DCONSEL<0>	
15	TV_DCONSEL<1>	
15	=CRT_BLUE	
15	=CRT_BLUE_L	
15	=CRT_GREEN	
15	=CRT_GREEN_L	
15	=CRT_RED	
15	=CRT_RED_L	
15	CRT_DDC_CLK	
15	CRT_DDC_DATA	
15	=CRT_HSYNC_R	
15	=CRT_TVO_IREF	
15	=CRT_VSYNC_R	
16	=NB_CLK96M_DOT_P	
16	=NB_CLK96M_DOT_N	
16	=NB_CLK100M_DPLLSS_P	
16	=NB_CLK100M_DPLLSS_N	
16	SDVO_CTRLCLK	
16	SDVO_CTRLDATA	
16	GFX_VID<1>	TRUE TP GFX_VID<1>
16	GFX_VID<2>	TRUE TP GFX_VID<2>
16	GFX_VID<3>	TRUE TP GFX_VID<3>
16	GFX_VID<4>	TRUE TP GFX_VID<4>
16	=GFX_VR_EN	TRUE TP GFX_VR_EN




16 =NB CLINK MPWROK == TRUE VR\_PWROOD\_DELAY 7 16 70 71

VCCD\_TVDAC ALSO POWERS INTERNAL THERMAL SENSORS.




Layout Note:  
THESE CAPS SHOULD BE  
WITHIN 6.35 mm OF NB EDGE



**NB Graphics Decoupling**  
SYNC\_MASTER=JAMES SYNC\_DATE=10/16/06  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	22		



PROTECTED

**SB Enet, Disk, FSB, LPC**

SYNC\_MASTER=T9\_MLB\_NONE      SYNC\_DATE=03/22/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

HDA	
HDA_BIT_CLK	24.000MHz CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
ACE_SYNC	INTEGRATED PD

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	23		





NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

**SB BOOT BIOS SELECT**

I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = H  
 SPI\_CS# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)



Provide a pull-down on this GPIO if not used.

**SB PCI, PCIe, DMI, USB**

SYNC\_MASTER=T9\_MLB\_NONE SYNC\_DATE=03/22/2007


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	24 OF 118






**SB Pwr Mgt, GPIO, Clink**  
 SYNC\_MASTER=TP\_MLB\_NOME SYNC\_DATE=03/22/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	25 OF 118





Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

**SB Decoupling**

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	27	118	


### RTC Power Sources




### SB RTC Crystal



### CPU VCORE FORCEPSI UNUSED




### VRMPWRGD INVERTER



### Platform Reset Connections


Unbuffered




### UNUSED PCI BUS

- PCI AD<0> == MAKE\_BASE=TRUE TP PCI AD 0
- PCI AD<1> == MAKE\_BASE=TRUE TP PCI AD 1
- PCI AD<2> == MAKE\_BASE=TRUE TP PCI AD 2
- PCI AD<3> == MAKE\_BASE=TRUE TP PCI AD 3
- PCI AD<4> == MAKE\_BASE=TRUE TP PCI AD 4
- PCI AD<5> == MAKE\_BASE=TRUE TP PCI AD 5
- PCI AD<6> == MAKE\_BASE=TRUE TP PCI AD 6
- PCI AD<7> == MAKE\_BASE=TRUE TP PCI AD 7
- PCI AD<8> == MAKE\_BASE=TRUE TP PCI AD 8
- PCI AD<9> == MAKE\_BASE=TRUE TP PCI AD 9
- PCI AD<10> == MAKE\_BASE=TRUE TP PCI AD 10
- PCI AD<11> == MAKE\_BASE=TRUE TP PCI AD 11
- PCI AD<12> == MAKE\_BASE=TRUE TP PCI AD 12
- PCI AD<13> == MAKE\_BASE=TRUE TP PCI AD 13
- PCI AD<14> == MAKE\_BASE=TRUE TP PCI AD 14
- PCI AD<15> == MAKE\_BASE=TRUE TP PCI AD 15
- PCI AD<16> == MAKE\_BASE=TRUE TP PCI AD 16
- PCI AD<17> == MAKE\_BASE=TRUE TP PCI AD 17
- PCI AD<18> == MAKE\_BASE=TRUE TP PCI AD 18
- PCI AD<19> == MAKE\_BASE=TRUE TP PCI AD 19
- PCI AD<20> == MAKE\_BASE=TRUE TP PCI AD 20
- PCI AD<21> == MAKE\_BASE=TRUE TP PCI AD 21
- PCI AD<22> == MAKE\_BASE=TRUE TP PCI AD 22
- PCI AD<23> == MAKE\_BASE=TRUE TP PCI AD 23
- PCI AD<24> == MAKE\_BASE=TRUE TP PCI AD 24
- PCI AD<25> == MAKE\_BASE=TRUE TP PCI AD 25
- PCI AD<26> == MAKE\_BASE=TRUE TP PCI AD 26
- PCI AD<27> == MAKE\_BASE=TRUE TP PCI AD 27
- PCI AD<28> == MAKE\_BASE=TRUE TP PCI AD 28
- PCI AD<29> == MAKE\_BASE=TRUE TP PCI AD 29
- PCI AD<30> == MAKE\_BASE=TRUE TP PCI AD 30
- PCI AD<31> == MAKE\_BASE=TRUE TP PCI AD 31
- PCI C BE L<0> == MAKE\_BASE=TRUE TP PCI C BE L 0
- PCI C BE L<1> == MAKE\_BASE=TRUE TP PCI C BE L 1
- PCI C BE L<2> == MAKE\_BASE=TRUE TP PCI C BE L 2
- PCI C BE L<3> == MAKE\_BASE=TRUE TP PCI C BE L 3
- PCI\_RST\_L == MAKE\_BASE=TRUE TP PCI\_RST\_L
- PCI\_PAR == MAKE\_BASE=TRUE TP\_PCI\_PAR

### RE-PURPOSED GPIOs



### UNUSED GPIOs




### SB Misc

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A



### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT 28 OF 118		



NEED TO CHECK CAP VALUE



PGMODE for CK410M compatibility  
Pull-down with 475-ohm resistor.  
Internal pull-up for CK505 mode.  
CK505: Pin 2 = CKPWRGD/PD#  
CK410: Pin 2 = VTT\_PWRGD#/PD

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

One 0.1uF per power pin (place at pin).  
One 10uF cap per rail.

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > Spare 14.318MHz

NOTE:  
SYNCED FROM T9\_MLB\_NOME  
ADDED 475-OHM RESISTOR TO NB\_CLKREQ\_L PER INTEL  
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

**Clock (CK505)**

SYNC\_MASTER=JAMES      SYNC\_DATE=11/27/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	29		




# CLK Termination


(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

## CK505 Configuration Straps

FCT\_SEL (GFX clock select)



FS\_A, FS\_B, FS\_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD



NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

## CLKREQ Controls

Silego SL8LP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



## Unused Clocks



## Clock Termination

SYNC\_MASTER=JAMES SYNC\_DATE=10/18/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	30		


# Page Notes

Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PP0V9\_S3\_MEM\_VREF  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)


Signal aliases required by this page:  
 - =I2C\_MEM\_SCL  
 - =I2C\_MEM\_SDA

BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.



## DDR2 Bypass Caps (For return current)



### DDR2 SO-DIMM Connector A

SYNC\_MASTER=JAMES SYNC\_DATE=10/17/06

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	31	118	

# Page Notes

Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PP0V9\_S3\_MEM\_VREF  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)


Signal aliases required by this page:  
 - =I2C\_MEM\_SCL  
 - =I2C\_MEM\_SDA

BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.



## DDR2 Bypass Caps (For return current)





DDR2 SO-DIMM Connector B  
 SYNC\_MASTER=JAMES SYNC\_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	32	118	

One cap for each side of every RPAK, one cap for every two discrete resistors  
 Ensure CS\_L and ODT resistors are close to SO-DIMM connector



**Memory Active Termination**  
 SYNC\_MASTER=JAMES SYNC\_DATE=12/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT OF		
NONE	33 OF		118





# Page Notes


Power aliases required by this page:  
 - =PP3V3\_ENET\_PHY (EC / Ultra)  
 - =PP1V9R2V5\_ENET\_PHY (2.5V / 1.8V)  
 - =YUKON\_EC\_PP2V5\_ENET (2.5V / GND)  
 - =PP1V2\_ENET\_PHY

Signal aliases required by this page:  
 - =ENET\_CLKREQ\_L (NC/TP for Yukon EC)  
 - =ENET\_VMAIN\_AVLBL (See note by pin)

BOM options provided by this page:  
 YUKON\_EC - Selects Yukon EC RSET value.  
 YUKON\_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

PHY	Yukon EC	Yukon Ultra
=PP1V2_ENET_PHY	No link: 171 mA 10 Mbps: 179 mA 100 Mbps: 203 mA 1000 Mbps: 426 mA	No link: 130 mA 10 Mbps: 130 mA 100 Mbps: 150 mA 1000 Mbps: 290 mA
=PP3V3_ENET_PHY	No link: 4 mA 10 Mbps: 4 mA 100 Mbps: 4 mA 1000 Mbps: 4 mA	No link: 60 mA 10 Mbps: 70 mA 100 Mbps: 70 mA 1000 Mbps: 80 mA
=PP1V9R2V5_ENET_PHY	No link: 82 mA 10 Mbps: 108 mA 100 Mbps: 126 mA 1000 Mbps: 218 mA	No link: 0 mA 10 Mbps: 30 mA 100 Mbps: 40 mA 1000 Mbps: 150 mA



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EPROM, SERIAL IIC, 8KBIT, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 18, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- ALIAS =YUKON\_EC\_PP2V5\_ENET TO PP1V9R2V5\_ENET\_PHY\_AVDD, ADD 1X 0.1UF AND 1X 0.001UF CAPS
- USE 0-OHM RESISTORS OR VARIABLE SUPPLY TO PROVIDE 1.8V OR 2.5V TO =PP1V9R2V5\_ENET\_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET\_CLKREQ\_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON\_ULTRA)
- Use YUKON\_EC and YUKON\_ULTRA BOMOPTIONS to select stuffed part

**Ethernet (Yukon)**

SYNC\_MASTER=DOUG SYNC\_DATE=11/08/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	37		


### YUKON 1.9/2.5 RAIL SUPPLY



### YUKON EC / YUKON ULTRA SUPPORT



### YUKON 1.2 RAIL SUPPLY




### YUKON T9 ALIASES

- TP\_YUKON\_CTRL18 = ENET\_CTRL19R25
- TP\_YUKON\_CTRL12 = ENET\_CTRL12
- =ENET\_VMAIN\_AVLBL = =PP3V3\_S0\_ENET

**YUKON/ULTRA SUPPORT**  
 SYNC\_MASTER=DOUG SYNC\_DATE=(10/02/2006)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT 38 OF 118		
NONE			



**ETHERNET CONNECTOR**

SYNC\_MASTER=DOUG SYNC\_DATE=11/06/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	39	118	



LAYOUT NOTE: PLACE C4010, C4011 CLOSE TO SOUTHBRIDGE(U2300)

LAYOUT NOTE: PLACE C4020, C4021 CLOSE TO FW643(U4000)

LAYOUT NOTE: PLACE Y4000 WITHIN 1.27CM OF XO/XI PINS

**FW: 1394B CONTROLLER**  
 SYNC\_MASTER=M78\_MLB SYNC\_DATE=12/15/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT 40 OF 118		
NONE			


D

C


B

A


**FW643 1.0V GENERATION**




**1394 PHY DATA/STROBE OPTIONS**



**FW643 DECOUPLING**



**FW 3.3V FILTERING**




**FW PCIE ALIASES**

24	TP_PCIE_FW_R2D_C_N	PCIE_FW_R2D_C_N	40 104
		MAKE_BASE=TRUE	
24	TP_PCIE_FW_R2D_C_P	PCIE_FW_R2D_C_P	40 104
		MAKE_BASE=TRUE	
104 40 7	PCIE_FW_D2R_N	TP_PCIE_FW_D2R_N	24
		MAKE_BASE=TRUE	
104 40 7	PCIE_FW_D2R_P	TP_PCIE_FW_D2R_P	24
		MAKE_BASE=TRUE	

**FW: 1394B MISC**  
 SYNC\_MASTER=DOUG SYNC\_DATE=10/10/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	42 OF 118





**Termination**  
Place close to FireWire PHY

3rd TPA/TPB pair unused

**ESD Rail**

[ LATE VG NOTES ]  
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V  
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

"Snapback" & "Late VG" Protection

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300, FL408	ORIGINAL TOKO CHOKE

**FIREWIRE CONNECTORS**

SYNC\_MASTER=DOUG SYNC\_DATE=10/10/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	43	118	

8

7

6

5

4

3

2

1

D

D

C

C

B

B


A

A


CRITICAL  
SDF4400  
STDOFF-3.00D4.0H-1.35-2.4-TH



### IDE (ODD) Connector



CRITICAL  
SDF4401  
STDOFF-3.00D4.0H-1.35-2.4-TH



#### PATA Connector

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	44		118

8

7

6


5

4


3

2


1




SATA Port A




SATA Activity LED



UNUSED SATA PORTS



ICH SATA Support



SATA Connectors

SYNC\_MASTER=DOUG SYNC\_DATE=10/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	45		118

# USB/SMC DEBUG MUX



UNUSED EXTERNAL USB PORT(S)

103 24 USB\_EXTD\_N == TP USB\_EXTD\_N  
 SB HAS INTERNAL 15K PULL-DOWNS MAKE\_BASE=TRUE  
 103 24 USB\_EXTD\_P == TP USB\_EXTD\_P  
 MAKE\_BASE=TRUE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15580232	15580289		ALL	ORIGINAL TOKO CHOKE

## EXTERNAL USB CONNECTORS


SYNC\_MASTER=DOUG SYNC\_DATE=12/11/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	46	118	

### CAMERA POWER FILTERING




LAYOUT NOTE:  
PLACE C4700, C4701 & L4700  
NEAR J4700 PINS 4 AND 5 IN THE  
ORDER LISTED, AND NOT ON  
BOTH SIDES OF THE PIN.


### M13D (Bluetooth) Connector



### CAMERA CONNECTOR



### UNUSED INTERNAL USB PORTS



#### Internal USB Connections

SYNC\_MASTER=M78\_MLB SYNC\_DATE=12/15/2006




#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	47		118



NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC  
 SYNC\_MASTER=T9\_MLB\_NOME SYNC\_DATE=12/15/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	49 OF 118

SMC Reset Button / Brownout Detect




SILK\_PART=SMC RESET

POWER BUTTON




SILK\_PART=SYS POWER

SMC Crystal Circuit




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381278	0	ALL	Intersil ISL60002-33

ILED = 20 MA  
 IREF = 5 MA @ 12V  
 VBASE = VMAX LED = 4V\*2 = 8  
 BETA APPROX 150  
 VBESAT APPROX 0.75 V

SYSTEM (SLEEP) LED CIRCUITS



CURRENT MIRROR SUPPORTS UP TO 2 LEDS @ 12V  
 BOOST CIRCUIT UP TO 3 LEDS ON LGP


UNUSED TP/NC ALIASES

- 49 SMC\_BATT\_ISET == NC\_SMC\_BATT\_ISET NO\_TEST=TRUE
- 49 SMC\_SYS\_ISET == NC\_SMC\_SYS\_ISET NO\_TEST=TRUE
- 49 SMC\_BATT\_VSET == NC\_SMC\_BATT\_VSET NO\_TEST=TRUE
- 49 SMC\_SYS\_VSET == NC\_SMC\_SYS\_VSET NO\_TEST=TRUE
- 49 SMC\_BATT\_TRICKLE\_EN\_L == NC\_SMC\_BATT\_TRICKLE\_EN\_L
- 49 SMC\_BATT\_CHG\_EN == NC\_SMC\_BATT\_CHG\_EN
- 100 SMC\_X\_AXIS == NC\_SMC\_X\_AXIS NO\_TEST=TRUE
- 100 SMC\_Y\_AXIS == NC\_SMC\_Y\_AXIS NO\_TEST=TRUE
- 100 SMC\_Z\_AXIS == NC\_SMC\_Z\_AXIS NO\_TEST=TRUE
- 49 ALS\_GAIN == NC\_ALS\_GAIN NO\_TEST=TRUE
- 49 ALS\_LEFT == TP\_ALS\_LEFT
- 49 SMC\_P14 == TP\_SMC\_P14
- 49 SMC\_P20 == TP\_SMC\_P20
- 49 SMC\_P21 == TP\_SMC\_P21
- 49 SMC\_P22 == TP\_SMC\_P22
- 49 SMC\_P23 == TP\_SMC\_P23
- 49 SMC\_P26 == TP\_SMC\_P26
- 49 SMC\_P27 == TP\_SMC\_P27
- 49 SMC\_P43 == TP\_SMC\_P43
- 49 SMC\_P44 == TP\_SMC\_P44
- 49 SMC\_P45 == TP\_SMC\_P45
- 49 SMC\_P62 == TP\_SMC\_P62
- 49 SMC\_P63 == TP\_SMC\_P63
- 49 SMC\_P64 == TP\_SMC\_P64
- 49 SMC\_P81 == TP\_SMC\_P81
- 49 SMC\_PFO == TP\_SMC\_PFO
- 49 SMC\_FF1 == TP\_SMC\_FF1
- 49 SMC\_FAN\_3\_CTL == TP\_SMC\_FAN\_3\_CTL
- 49 SMC\_FAN\_3\_TACH == TP\_SMC\_FAN\_3\_TACH
- 49 SMC\_PM\_G2\_EN == TP\_SMC\_PM\_G2\_EN
- 49 SMC\_ADAPTER\_EN == TP\_SMC\_ADAPTER\_EN
- 49 SMC\_SYS\_KBDLED == TP\_SMC\_SYS\_KBDLED
- 49 SMC\_EXCARD\_PWR\_EN == TP\_SMC\_EXCARD\_PWR\_EN
- 49 SMC\_RSTGATE\_L == TP\_SMC\_RSTGATE\_L
- 49 SMS\_ONOFF\_L == TP\_SMS\_ONOFF\_L
- 49 SMC\_P46 == TP\_SMC\_P46

UNUSED SENSORS

- 49 SMC\_NB\_IV8\_ISENSE == NC\_SMC\_NB\_IV8\_ISENSE NO\_TEST=TRUE
- 49 SMC\_NB\_CORE\_ISENSE == NC\_SMC\_NB\_CORE\_ISENSE NO\_TEST=TRUE
- 49 SMC\_DCIN\_ISENSE == UNUSED\_SMC\_SENSE
- 49 SMC\_PBUS\_VSENSE == UNUSED\_SMC\_SENSE
- 49 SMC\_BATT\_ISENSE == UNUSED\_SMC\_SENSE
- 49 SMC\_NB\_IV25\_ISENSE == UNUSED\_SMC\_SENSE


SMC FSB to 3.3V Level Shifting




MISC. SIGNAL ALIASES

- 49 SMC\_ANALOG\_ID == ACDC\_TEMP
- 49 SMC\_SUS\_CLK == SUS\_CLK\_SB
- 49 PM\_LAN\_PWRGD == ALL\_SYS\_PWRGD

- 50 SMC\_ONOFF\_L == R5032 10K
- 49 SMC\_LID == R5033 100K
- 49 SMC\_PWE == R5034 10K
- 49 SMC\_RX\_L == R5035 10K
- 49 SMC\_RX\_L == R5036 100K
- 49 SMC\_ONEWIRE == R5037 2.0K
- 49 SMC\_BS\_ALERT\_L == R5038 100K
- 49 SMC\_TMS == R5039 10K
- 49 SMC\_TDO == R5040 10K
- 49 SMC\_TDI == R5041 10K
- 49 SMC\_TCK == R5042 10K
- 49 SMC\_EXCARD\_OC\_L == R5043 10K
- 49 SMC\_FF3 == R5080 10K
- 49 SMC\_PH4 == R5082 10K
- 49 SMC\_BC\_ACOK == R5047 10K
- 49 SMC\_ODD\_DETECT == R5087 10K
- 49 SMC\_PA0 == R5096 10K
- 49 SMC\_PA1 == R5090 10K
- 49 SMC\_PB0 == R5091 10K
- 49 SMC\_SMS\_INT == SMC\_SMS\_INT
- 49 SMC\_P67 == R5092 10K
- 49 SMC\_PGO == R5093 10K
- 49 SMC\_PGO == R5094 10K



SILK\_PART=SIL




SMC Support

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	50		



**LPC+ Debug Connector**

SYNC\_MASTER=T9\_MLB\_NONE SYNC\_DATE=03/22/2007


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT OF		
NONE	51 OF 118		

### ICH8-M SMBus Connections




### SMC "0" SMBus Connections




### SMC "A" SMBus Connections


NOTE: SMC RMT BUS REMAINS POWERED AND MAY BE ACTIVE IN S5 STATE




### SMC "B" SMBus Connections




### UNUSED SMC "BATTERY A" SMBUS CONNECTIONS



### UNUSED SMC "MANAGEMENT" SMBUS CONNECTIONS







### UNUSED ICH8-M ME SMBUS CONNECTIONS




SMBUS CONNECTIONS			
SYNC_MASTER=DAVE_MASTER			SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	52		



## CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



M78 SET FOR APPROX 3V AT 5A ON PWRSRC  
 MXM-HE CAN GO TO 16A, BUT M78  
 CARDS TARGET MAX 55W AT 12V

SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

SCALE	COUNT
1.3289 A/V	.004286786 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480264	1	RES, 3.01K, 1%, 402	R5351	20_INCH_LCD
11480254	1	RES, 2.43K, 1%, 402	R5351	24_INCH_LCD

**Current & Voltage Sensing**

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	53		118







**HD AND OD FAN**

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	REV.
NONE	56	118	



**CPU FAN**

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	REV.
NONE	57	118	



Preliminary

**ALS Support**

SYNC\_MASTER=DAVE\_MASTER      SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7229	REV. 28
	SCALE NONE	SHT 58	OF 118





8

7

6

5

4

3

2

1

D

C

B






A

D

C

B

A



**POWER SEQUENCING BLOCK DIAGRAM**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	69		118

8

7

6


5

4

3

2

1



**PGOOD and Power Sequencing**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	70		



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0330	1	RES,MTL FILM,1/16W,14.7K,1,040Z,SMD,LF	R7116		HIGH_TDP
114S0324	1	RES,MTL FILM,1/16W,12.7K,1,040Z,SMD,LF	R7116		LOW_TDP

TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:

- 35W TDP: 55A CONTINUOUS CURRENT  
SET R7116 TO 12.7K; OC TRIP POINT OF 60.5A
- 55W TDP: 64A CONTINUOUS CURRENT  
SET R7116 TO 14.7K; OC TRIP POINT OF 70.0A

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

**IMVP6 CPU VCore Regulator**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	71	118	

# IMVP6 CPU VCORE REGULATOR



72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	453
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	454
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	455
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	456
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	457
72	71	IMVP6_ISEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	458
72	72	IMVP6_FET_RC3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	459
72	72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	460
72	72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	461
72	72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	462

**IMVP6 3RD PHASE**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	REV.
NONE	72	118	


1.5V S0 & 1.05V SO RAILS



1.5V S0  
M72778  
POWER BUDGET  
PEAK=2.77A  
AVE=2.45A

1.05V SO  
M72/M78  
POWER BUDGET  
PEAK=3.43A  
AVE=3.03A

PLANE SHORTING RESISTORS




1.5V / 1.05V SUPPLIES  
SYNC\_MASTER=MARK SYNC\_DATE=N/A  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	73 OF	118
NONE			



# 1.25V S0 & MCH CORE RAILS



1.25V S0  
M72778  
POWER BUDGET  
PEAK=2.54A  
AVE=2.01A

MCH CORE S0  
M72778  
POWER BUDGET  
CR\_STD:  
PEAK=10.1A  
AVE=7.12A  
CR\_E:  
PEAK=10.3A  
AVE=6.31A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES,MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES,MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

## 1.25V / MCH CORE SUPPLIES

SYNC\_MASTER=MARK SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	74 OF	118
NONE			

1.8V S3 / MEM VTT RAILS



DDR2 Vtt Regulator




1.8V S3 / 0.9V S0 SUPPLIES  
 SYNC\_MASTER=MARK SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	75		



### 3.3V S5 RAIL



### 2.5V S0 RAIL




State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

**3.3V / 2.5V POWER SUPPLIES**  
 SYNC\_MASTER=MARK SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7229	28
SCALE	SHT	OF
NONE	77	118



	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

**S3 & S0 FETs**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	78		



# Page Notes

Power aliases required by this page:  
 - =PP12V\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PP1V8\_S0\_MXM

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



Note: PCI-E Lanes are reversed to untangle routes  
 Need to stuff config strap using BOM option NBCFG\_PEG\_REVERSE  
 Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

### MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

APPLE P/N: 516S0562



(FOR ROUTING EASE ON M72/M78  
 (POLARITY REVERSED FOR LANES 4,7,14)

(FOR ROUTING EASE ON M72/M78  
 (POLARITY REVERSED FOR LANES 0-2)

**MXM PCI-E & PWR**  
 SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT 84 OF 118		
NONE			

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP2V5\_S0\_MXM

Signal aliases required by this page:  
 - =SMB\_GPU\_THRM\_DATA  
 - =SMB\_GPU\_THRM\_CLK

BOM options provided by this page:  
 24\_INCH\_LCD



## MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

## MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



**MXM I/O**

SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	85	118	

**Page Notes**

Power aliases required by this page:  
 - =PPV\_S0\_LCD\_24INCH  
 - =PPV\_S0\_LCD\_20INCH  
 - =PP3V3\_S0\_VIDEO

Signal aliases required by this page:  
 (NONE)



BOM options provided by this page:  
 20\_INCH\_LCD, 24\_INCH\_LCD

94 91 6 =PP3V3\_S0\_VIDEO 120 =PP3V3\_DDC\_LCD 90

**LCD (LVDS) INTERFACE**

**INVERTER INTERFACE**


INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR



**INTERNAL DISPLAY CONNS**  
 SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	90	118	



**ANALOG FILTERING**  
PLACE CLOSE TO CONNECTOR

PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR


VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35381700	1	QUAD SPST HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

**Analog Video Support**  
 SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	91		118



**DVI DDC CURRENT LIMIT DVI INTERFACE**  
(55mA requirement per DVI spec)


DON'T USE M51 SPECIFIC: 514S0129  
APPLE PN: 514S0167

**CRITICAL**  
**J9410**  
**MINI-DVI-M72**  
F-ST-SM



FOR IMAGE PLANE, THE SHELL PINS OF THE CONNECTOR  
ARE ALIASED DIRECTLY TO DIGITAL GROUND  
IF CAPS ARE NECESSARY LATER, THEY SHOULD  
BE ADDED TO THE PAGE WHERE SIGNAL  
=GND\_CHASSIS\_DVI IS CONNECTED

PLACE CLOSE TO MINI-DVI CONNECTOR  
**3V LEVEL SHIFTERS**



Note: this clamp is supposed to be  
on the MXM card

R9414 SHOULD BE GREATER THAN 0  
IF MXM CARD DOES NOT HAVE A  
CURRENT LIMITING RESISTOR ON THIS LINE

**External Display Conns**

SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT 94 OF 118		
NONE			





**FSB (Front-Side Bus) Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	*	*	SPACING_0.2MM
FSB_ADSTB	*	*	SPACING_0.3MM
FSB_DATA	*	*	SPACING_0.2MM
FSB_DSTB	*	*	SPACING_0.3MM
FSB_COMMON	*	*	SPACING_0.2MM

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

**CPU Signal Constraints**

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_55S	*	55_OHM_SE
CPU_27P4S	*	27P4_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_2T01	*	*	SPACING_0.2MM
CPU_COMP	*	*	SPACING_0.6MM
CPU_GTLREF	*	*	SPACING_0.6MM
CPU_ITP	*	*	SPACING_0.2MM
CPU_VCCSENSE	*	*	SPACING_0.6MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

**CPU / FSB Net Properties**

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	VALUE
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BPRI L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_BREQ0 L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_DBSY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DEFER L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DRDY L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_HIT L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_HITM L	7 10 14
FSB_COMMON_2PP	FSB_55S	FSB_COMMON	FSB_LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_TRDY L	10 14
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB_CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..1>	10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB D L<0>	7 10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..17>	10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB D L<16>	7 10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..42>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB D L<41>	7 10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB D L<40..32>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..60>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB D L<59>	7 10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB D L<58..48>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..7>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB A L<5..3>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB A L<6>	7 10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..28>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB A L<26..17>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB A L<27>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
CPU_FERR_L	CEU_55S	CEU_55S	CPU FERR L	10
CPU_FERR_L	CEU_55S	CEU_55S	CPU FERR L	10 23
CPU_PROCHOT_L	CEU_55S	CEU_2T01	CPU PROCHOT L	10 50
CPU_PWRGD	CEU_55S	CEU_55S	CPU PWRGD	7 10 13 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU INTR	7 10 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU NMI	7 10 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU A20M L	7 10 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU DPSTP L	10 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU IGNNE L	7 10 23
CPU_INIT_L	CEU_55S	CEU_55S	CPU INIT L	7 10 23 51
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU SMI L	7 10 23
CPU_FROM_SB_PP	CEU_55S	CEU_55S	CPU STFCCLK L	7 10 23
FM_THRNTRIP_L	CEU_55S	CEU_2T01	FM THRNTRIP L	10 16 23 50
FSB_CPUSLP_L	CEU_55S	CEU_55S	FSB CPUSLP L	10 14
FM_DPRSPLVR	CEU_55S	CEU_2T01	FM DPRSLPVR	16 25 71
IMVP_DPRSPLVR	CEU_55S	CEU_2T01	IMVP DPRSLPVR	71
CPU_BSEL0	CEU_55S	CEU_2T01	CPU BSEL<0>	10 30
CPU_BSEL0	CEU_55S	CEU_2T01	NB BSEL<0>	13 16 30
CPU_BSEL1	CEU_55S	CEU_2T01	CPU BSEL<1>	10 30
CPU_BSEL1	CEU_55S	CEU_2T01	NB BSEL<1>	13 16 30
CPU_BSEL2	CEU_55S	CEU_2T01	CPU BSEL<2>	10 30
CPU_BSEL2	CEU_55S	CEU_2T01	NB BSEL<2>	13 16 30
CPU_DPRSTP_L	CEU_55S	CEU_2T01	CPU DPRSTP L	10 16 23 71
CPU_GTLREF	CEU_55S	CPU_GTLREF	CPU GTLREF	10
CPU_COMP	CEU_55S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CEU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CEU_55S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CEU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CEU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CEU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CEU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CEU_55S	CPU_ITP	XDP TCK	10 13
XDP_TRST_L	CEU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_L	CEU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CEU_55S	CPU_ITP	XDP BPM L<5>	10 13
CLK_FSB_100M	CLK_FSB_100M	CLK_FSB	XDP CLK P	13 30 105
CLK_FSB_100M	CLK_FSB_100M	CLK_FSB	XDP CLK N	13 30 105
(FSB_CPURST_L)	CEU_55S	CPU_ITP	ITP CPURST L	
CPU_VCCSENSE	CEU_55S	CPU_2T01	CPU VID<6..0>	11 12
CPU_VCCSENSE	CEU_55S	CPU_2T01	IMVP6 VID<6..0>	12 71
CPU_VCCSENSE	CEU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 71
CPU_VCCSENSE	CEU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 71
CPU_VCCSENSE	CEU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	71
CPU_VCCSENSE	CEU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	71

**CPU/FSB Constraints**

SYNC\_MASTER=\*\_MLB SYNC\_DATE=09/27/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	100		

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM
TVDAC			
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

LVDS signals are 100-ohm +/- 20% differential impedance.  
 CRT & TVDAC signal single-ended impedance varies by location:  
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.  
 - 50-ohm +/- 15% from first to second termination resistor.  
 - 55-ohm +/- 15% from second termination resistor to connector.  
 CRT\_HSYNC/CRT\_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG_R2D_P<15..0>	84
	PCIE_100D	PCIE	PEG_R2D_N<15..0>	84
	PCIE_100D	PCIE	PEG_R2D_C_P<15..0>	15 84
	PCIE_100D	PCIE	PEG_R2D_C_N<15..0>	15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R_P<15..8>	15 84
	PCIE_100D	PCIE	PEG_D2R_N<15..8>	15 84
PEG_D2R_EP	PCIE_100D	PCIE	PEG_D2R_P<7>	7 15 84
	PCIE_100D	PCIE	PEG_D2R_N<7>	7 15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R_P<6..0>	15 84
	PCIE_100D	PCIE	PEG_D2R_N<6..0>	15 84
DMI_N2S	DMI_100D	DMI	DMI_N2S_P<3..1>	16 24
DMI_N2S_EP	DMI_100D	DMI	DMI_N2S_P<0>	7 16 24
	DMI_100D	DMI	DMI_N2S_N<3..0>	7 16 24
DMI_S2N	DMI_100D	DMI	DMI_S2N_P<3..1>	16 24
DMI_S2N_EP	DMI_100D	DMI	DMI_S2N_P<0>	7 16 24
	DMI_100D	DMI	DMI_S2N_N<3..0>	7 16 24

Preliminary

**NB Constraints**

SYNC\_MASTER=T9\_MLB      SYNC\_DATE=09/27/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	101	118	

DDR2 Memory Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_45S	*	45_OHM_SE
MEM_55S	*	55_OHM_SE
MEM_70D	*	70_OHM_DIFF
MEM_85D	*	85_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	SPACING_0.6MM
MEM_CMD	*	*	SPACING_0.15MM
MEM_CTRL	*	*	SPACING_0.6MM
MEM_DATA	*	*	SPACING_0.6MM
MEM_DQS	*	*	SPACING_0.6MM
MEM_CLK	MEM_CLK	*	SPACING_0.4MM
MEM_CLK	MEM_CTRL	*	SPACING_0.4MM
MEM_CLK	MEM_CMD	*	SPACING_0.4MM
MEM_CLK	MEM_DQS	*	SPACING_0.4MM
MEM_CTRL	MEM_CTRL	*	SPACING_0.2MM
MEM_CTRL	MEM_CMD	*	SPACING_0.3MM
MEM_CTRL	MEM_DATA	*	SPACING_0.3MM
MEM_CTRL	MEM_DQS	*	SPACING_0.3MM
MEM_CMD	MEM_CMD	*	SPACING_0.15MM
MEM_CMD	MEM_DATA	*	SPACING_0.3MM
MEM_CMD	MEM_DQS	*	SPACING_0.3MM
MEM_DATA	MEM_DATA	*	SPACING_0.15MM
MEM_DATA	MEM_DQS	*	SPACING_0.3MM
MEM_DQS	MEM_DQS	*	SPACING_0.3MM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<1..0>
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK N<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<1..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS I
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS I
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A WE I
MEM_A_DO_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<6..0>
MEM_A_DO_BYTE0_PP	MEM_55S	MEM_DATA	MEM A DQ<7>
MEM_A_DO_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<13..8>
MEM_A_DO_BYTE1_PP	MEM_55S	MEM_DATA	MEM A DQ<14>
MEM_A_DO_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15>
MEM_A_DO_BYTE2_PP	MEM_55S	MEM_DATA	MEM A DQ<16>
MEM_A_DO_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..17>
MEM_A_DO_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<24>
MEM_A_DO_BYTE3_PP	MEM_55S	MEM_DATA	MEM A DQ<25>
MEM_A_DO_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..26>
MEM_A_DO_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<38..32>
MEM_A_DO_BYTE4_PP	MEM_55S	MEM_DATA	MEM A DQ<39>
MEM_A_DO_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<46..40>
MEM_A_DO_BYTE5_PP	MEM_55S	MEM_DATA	MEM A DQ<47>
MEM_A_DO_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<53..48>
MEM_A_DO_BYTE6_PP	MEM_55S	MEM_DATA	MEM A DQ<54>
MEM_A_DO_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55>
MEM_A_DO_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<58..56>
MEM_A_DO_BYTE7_PP	MEM_55S	MEM_DATA	MEM A DQ<59>
MEM_A_DO_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..60>
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>
MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<1>
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>
MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<3>
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>
MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<5>
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>
MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<4..3>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<4..3>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<4..3>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<3..2>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS I
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS I
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE I
MEM_B_DO_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<5..0>
MEM_B_DO_BYTE0_PP	MEM_55S	MEM_DATA	MEM B DQ<6>
MEM_B_DO_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7>
MEM_B_DO_BYTE1_PP	MEM_55S	MEM_DATA	MEM B DQ<8>
MEM_B_DO_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..9>
MEM_B_DO_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<22..16>
MEM_B_DO_BYTE2_PP	MEM_55S	MEM_DATA	MEM B DQ<23>
MEM_B_DO_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<24>
MEM_B_DO_BYTE3_PP	MEM_55S	MEM_DATA	MEM B DQ<25>
MEM_B_DO_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..26>
MEM_B_DO_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<37..32>
MEM_B_DO_BYTE4_PP	MEM_55S	MEM_DATA	MEM B DQ<38>
MEM_B_DO_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39>
MEM_B_DO_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<43..40>
MEM_B_DO_BYTE5_PP	MEM_55S	MEM_DATA	MEM B DQ<44>
MEM_B_DO_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..45>
MEM_B_DO_BYTE6_PP	MEM_55S	MEM_DATA	MEM B DQ<48>
MEM_B_DO_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..49>
MEM_B_DO_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<61..56>
MEM_B_DO_BYTE7_PP	MEM_55S	MEM_DATA	MEM B DQ<62>
MEM_B_DO_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63>
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>
MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>
MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>
MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>
MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

PRELIMINARY

**Memory Constraints**

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	REV.
NONE	102	118	

Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10> 23 44
IDE_FDD_EP	IDE_55S	IDE	IDE_FDD<9> 7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0> 23 44
IDE_BDA	IDE_55S	IDE	IDE_PDA<2..0> 23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L 23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L 23 44
IDE_CMTI	IDE_55S	IDE	IDE_PDIOV L 23 44
IDE_PDIOV_L	IDE_55S	IDE	IDE_PDIOV L 7 23 44
IDE_CMTI	IDE_55S	IDE	IDE_PDDACK L 23 44
IDE_CMTI	IDE_55S	IDE	IDE_PDDREQ 23 44
IDE_BDIOV	IDE_55S	IDE	IDE_PDIOV L 7 23 44
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14 23 44
IDE_RST_T	IDE_55S	IDE	ODD_RST_5VTOL L 24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D C P 23 45
SATA_100D	SATA_100D	SATA	SATA_A_R2D C N 23 45
SATA_100D	SATA_100D	SATA	SATA_A_R2D P 45
SATA_100D	SATA_100D	SATA	SATA_A_R2D N 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R P 7 23 45
SATA_100D	SATA_100D	SATA	SATA_A_D2R N 7 23 45
SATA_100D	SATA_100D	SATA	SATA_A_D2R C P 45
SATA_100D	SATA_100D	SATA	SATA_A_D2R C N 45
SATA_100D	SATA_100D	SATA	SATA_B_R2D C P 23 45
SATA_100D	SATA_100D	SATA	SATA_B_R2D C N 23 45
SATA_100D	SATA_100D	SATA	SATA_B_D2R P 23 45
SATA_100D	SATA_100D	SATA	SATA_B_D2R N 23 45
SATA_RBBIAS	SATA_55S	SATA	SATA_RBBIAS 45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK 23 98
HDA_BIT_CLK_R	HDA_55S	HDA	HDA_BIT_CLK R 23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC 23 98
HDA_SYNC_R	HDA_55S	HDA	HDA_SYNC R 23
HDA_RST_L	HDA_55S	HDA	HDA_RST L 23 98
HDA_RST_L_R	HDA_55S	HDA	HDA_RST L R 23
HDA_SDINO	HDA_55S	HDA	HDA_SDINO 23 98
HDA_SDIN_CODEC	HDA_55S	HDA	HDA_SDIN CODEC 23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT 23 98
HDA_SDOUT_R	HDA_55S	HDA	HDA_SDOUT R 23
USB_EXT_A	USB_90D	USB	USB_EXT_A P 24 46
USB_90D	USB_90D	USB	USB_EXT_A N 24 46
USB_90D	USB_90D	USB	USB_EXT_A MUXED P 24 46
USB_90D	USB_90D	USB	USB_EXT_A MUXED N 24 46
USB_MINI	USB_90D	USB	USB_MINI P 24 34
USB_90D	USB_90D	USB	USB_MINI N 24 34
USB_90D	USB_90D	USB	USB_EXTD P 24 46
USB_90D	USB_90D	USB	USB_EXTD N 24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA P 7 24 47
USB_90D	USB_90D	USB	USB_CAMERA N 7 24 47
USB_BT	USB_90D	USB	USB_BT P 7 24 47
USB_90D	USB_90D	USB	USB_BT N 7 24 47
USB_90D	USB_90D	USB	USB_TPAD P 24 47
USB_90D	USB_90D	USB	USB_TPAD N 24 47
USB_IR	USB_90D	USB	USB_IR P 7 24 47
USB_90D	USB_90D	USB	USB_IR N 7 24 47
USB_EXTB	USB_90D	USB	USB_EXTB P 24 46
USB_90D	USB_90D	USB	USB_EXTB N 24 46
USB_90D	USB_90D	USB	USB_EXCARD P 24 47
USB_90D	USB_90D	USB	USB_EXCARD N 24 47
USB_EXTC	USB_90D	USB	USB_EXTC P 24 46
USB_90D	USB_90D	USB	USB_EXTC N 24 46
USB_RBBIAS	USB_60S	USB	USB_RBBIAS 24
SMB_SB_CLK	SMB_55S	SMB	SMB_CLK 25 52
SMB_SB_DATA	SMB_55S	SMB	SMB_DATA 25 52
SMB_SB_ME_CLK	SMB_55S	SMB	SMB_ME_CLK 25 52
SMB_SB_ME_DATA	SMB_55S	SMB	SMB_ME_DATA 25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R 24 61
SPI_55S	SPI_55S	SPI	SPI_SCLK 7 61
SPI_55S	SPI_55S	SPI	SPI_A_SCLK R 24 61
SPI_55S	SPI_55S	SPI	SPI_B_SCLK R 24 61
SPI_SI	SPI_55S	SPI	SPI_SI R 24 61
SPI_55S	SPI_55S	SPI	SPI_SI 24 61
SPI_55S	SPI_55S	SPI	SPI_A_SI R 61
SPI_55S	SPI_55S	SPI	SPI_B_SI R 61
SPI_SO	SPI_55S	SPI	SPI_SO 7 24 61
SPI_55S	SPI_55S	SPI	SPI_A_SO R 7 61
SPI_55S	SPI_55S	SPI	SPI_B_SO R 7 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE R L<0> 24 61
SPI_55S	SPI_55S	SPI	SPI_CE L<0> 7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE R L<1> 7 61
SPI_55S	SPI_55S	SPI	SPI_CE L<1> 7 61

**SB Constraints (1 of 2)**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	103		



PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI_AD<18..0>	24 28
	PCI_55S	PCI	PCI_AD<19>	24 28
	PCI_55S	PCI	PCI_AD<20>	24 28
	PCI_55S	PCI	PCI_AD<31..21>	24 28
	PCI_55S	PCI	PCI_PAR	24 28
	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 28
	PCI_55S	PCI	PCI_TRDY_L	24
	PCI_55S	PCI	PCI_DEVSEL_L	24
	PCI_55S	PCI	PCI_PERR_L	24
	PCI_55S	PCI	PCI_LOCK_L	24
	PCI_55S	PCI	PCI_SERR_L	24 28
	PCI_55S	PCI	PCI_STOP_L	24
	PCI_55S	PCI	PCI_TRDY_L	24
	PCI_55S	PCI	PCI_FRAME_L	24
	PCI_55S	PCI	PCI_FW_REQ_L	24
	PCI_55S	PCI	PCI_FW_GNT_L	24
	PCI_55S	PCI	PCI_REQ1_L	7 24
	PCI_55S	PCI	PCI_GNT1_L	7 24
	PCI_55S	PCI	PCI_REQ2_L	7 24
	PCI_55S	PCI	PCI_GNT2_L	7 24
	INT_PIRQA_I	PCI	INT_PIRQA_L	24
	INT_PIRQB_I	PCI	INT_PIRQB_L	24
	INT_PIRQC_I	PCI	INT_PIRQC_L	24
	INT_PIRQD_I	PCI	INT_PIRQD_L	24
	INT_PIRQA_I	PCI	INT_PIRQA_L	24
	INT_PIRQB_I	PCI	INT_PIRQB_L	24
	INT_PIRQC_I	PCI	INT_PIRQC_L	24
	INT_PIRQD_I	PCI	INT_PIRQD_L	24
	PCIE_A_R2D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCIE_A_D2R	PCIE	PCIE_MINI_R2D_C_N	24 34
	PCIE_A_D2R	PCIE	PCIE_MINI_D2R_P	7 24 34
	PCIE_A_D2R	PCIE	PCIE_MINI_D2R_N	7 24 34
	PCIE_B_R2D	PCIE	PCIE_ENET_R2D_C_P	24 37
	PCIE_B_D2R	PCIE	PCIE_ENET_R2D_C_N	24 37
	PCIE_B_D2R	PCIE	PCIE_ENET_D2R_P	7 24 37
	PCIE_B_D2R	PCIE	PCIE_ENET_D2R_N	7 24 37
	PCIE_B_R2D	PCIE	PCIE_FW_R2D_C_P	40 42
	PCIE_B_R2D	PCIE	PCIE_FW_R2D_C_N	40 42
	PCIE_B_D2R	PCIE	PCIE_FW_D2R_P	7 40 42
	PCIE_B_D2R	PCIE	PCIE_FW_D2R_N	7 40 42
	GLAN_COMP		GLAN_COMP	23
	CLINK_NB	CLINK_55S	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_55S	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_I	CLINK_55S	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	NB_CLINK_VREF	16
	SB_CLINK_VREF0	CLINK_12MIL	SB_CLINK_VREF0	25
	SB_CLINK_VREF1	CLINK_12MIL	SB_CLINK_VREF1	25
		DDR	PP1V9R2V5_ENET_PHY_AVDD	37 39
		DDR	PP1V9R2V5_S3_ENET_R	38
		ENET_MDI_TERM	ENET_MDI0	37
		ENET_MDI_TERM	ENET_MDI1	37
		ENET_MDI_TERM	ENET_MDI2	37
		ENET_MDI_TERM	ENET_MDI3	37
	ENET_MDI0	ENET_100D	ENET_MDI_P<0>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_N<0>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_P<1>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_N<1>	37 39
	ENET_MDI4	ENET_100D	ENET_MDI_P<2>	37 39
	ENET_MDI5	ENET_100D	ENET_MDI_N<2>	37 39
	ENET_MDI6	ENET_100D	ENET_MDI_P<3>	37 39
	ENET_MDI7	ENET_100D	ENET_MDI_N<3>	37 39

Preliminary

**SB Constraints (2 of 2)**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(10/02/2006)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7229	REV. 28
	SCALE NONE	SHT 104	OF 118

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_FSB_100D	*	100_OHM_DIFF
CLK_PCIE_100D	*	100_OHM_DIFF
CLK_MED_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	*	*	CLK_SPACING_0.6MM
CLK_PCIE	*	*	CLK_SPACING_0.5MM
CLK_MED	*	*	CLK_SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	29 30
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	29 30
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK_ITPEN	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	29 30
CK505_PCIE3	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	29 30
	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	29 30
CK505_PCIE5	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	7 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	7 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	7 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	7 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	13 30 100
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	13 30 100
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 51
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	7 24 30
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	7 30 49
			CK505_PCIE4 is project-specific	
			CK505_PCIE5 is project-specific	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCCLR	7 25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	7 25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P	30 85
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N	30 85
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	7 24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	7 24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P	7 30 40
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N	7 30 40
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	7 23 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	7 23 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	7 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	7 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	30 34
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	30 34
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 30 37
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 30 37

Preview

Clock Constraints		
SYNC_MASTER=T9_MLB	SYNC_DATE=09/27/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE		SHT	OF
NONE		105	118

FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43

Port 2 Not Used

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_558	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_558	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_558	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_558	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_0_S0_SCL	SMB_558	SMB	SMBUS_SMC_0_S0_SCL 52
SMBUS_SMC_0_S0_SDA	SMB_558	SMB	SMBUS_SMC_0_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_558	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_558	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_558	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_558	SMB	SMBUS_SMC_MGMT_SDA 52

FireWire & SMC Constraints

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	900
PWR	*	=STANDARD	900

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR	*	PWR_P2MM
MEM_CMD	PWR	*	PWR_P2MM
MEM_CTRL	PWR	*	PWR_P2MM
MEM_DATA	PWR	*	PWR_P2MM
MEM_DQS	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	PWR	*	PWR_P2MM
DMI	PWR	*	PWR_P2MM
SATA	PWR	*	PWR_P2MM
USB	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	SPACING_0.4MM
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
SMS	*	*	SPACING_0.3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_OTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM
ENET_MDI	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_MED	PWR	*	GND_P2MM

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TMDS_DATA	TMDS_100D	TMDS	TMDS DATA P<3..0> 85 94
TMDS_100D	TMDS	TMDS	TMDS DATA N<3..0> 85 94
TMDS_CLK	TMDS_100D	TMDS	TMDS CLK P 85 94
TMDS_100D	TMDS	TMDS	TMDS CLK N 85 94
TMDS_100D	TMDS	TMDS	TMDS CONN DP<3..0> 94
TMDS_100D	TMDS	TMDS	TMDS CONN DN<3..0> 94
TMDS_100D	TMDS	TMDS	TMDS CONN CLKP 94
TMDS_100D	TMDS	TMDS	TMDS CONN CLKN 94
(USB_EXT_A)	USB_90D	USB	USB PORT0 P 46
(USB_EXT_B)	USB_90D	USB	USB PORT0 N 46
(USB_EXT_C)	USB_90D	USB	USB PORT1 P 46
(USB_EXT_D)	USB_90D	USB	USB PORT1 N 46
(USB_EXT_E)	USB_90D	USB	USB PORT2 P 46
(USB_EXT_F)	USB_90D	USB	USB PORT2 N 46
(USB_EXT_G)	USB_90D	USB	USB C_MUXED_P 46
(USB_EXT_H)	USB_90D	USB	USB C_MUXED_N 46
(USB_CAMERA)	USB_90D	USB	USB CAMERA L P 47
(USB_CAMERA)	USB_90D	USB	USB CAMERA L N 47
(USB_IR)	USB_90D	USB	USB IR L P 47 58
(USB_IR)	USB_90D	USB	USB IR L N 47 58
LVDS_A_CLK	LVDS_100D	LVDS	LVDS L_CLK P 85 90
LVDS_A_CLK	LVDS_100D	LVDS	LVDS L_CLK N 85 90
LVDS_A_DATA	LVDS_100D	LVDS	LVDS L_DATA P<3..0> 85 90
LVDS_A_DATA	LVDS_100D	LVDS	LVDS L_DATA N<3..0> 85 90
LVDS_B_CLK	LVDS_100D	LVDS	LVDS U_CLK P 85 90
LVDS_B_CLK	LVDS_100D	LVDS	LVDS U_CLK N 85 90
LVDS_B_DATA	LVDS_100D	LVDS	LVDS U_DATA P<3..0> 85 90
LVDS_B_DATA	LVDS_100D	LVDS	LVDS U_DATA N<3..0> 85 90
PCIE_100D	PCIE	PCIE	PCIE FW R2D N 7 40
PCIE_100D	PCIE	PCIE	PCIE FW R2D P 7 40
PCIE_100D	PCIE	PCIE	PCIE FW D2R_C N 40
PCIE_100D	PCIE	PCIE	PCIE FW D2R_C P 40
PCIE_100D	PCIE	PCIE	PCIE ENET R2D P 7 37
PCIE_100D	PCIE	PCIE	PCIE ENET R2D N 7 37
PCIE_100D	PCIE	PCIE	PCIE ENET D2R_C P 37
PCIE_100D	PCIE	PCIE	PCIE ENET D2R_C N 37
PCIE_100D	PCIE	PCIE	PCIE MINI R2D N 34
PCIE_100D	PCIE	PCIE	PCIE MINI R2D P 34
ENET_MDI_T	ENET_100D	ENET_MDI	ENET MDI T P<0> 39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET MDI T N<0> 39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET MDI T P<1> 39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET MDI T N<1> 39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET MDI T P<2> 39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET MDI T N<2> 39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET MDI T P<3> 39
ENET_MDI_T	ENET_100D	ENET_MDI	ENET MDI T N<3> 39
ENET_MDI_R	ENET_100D	ENET_MDI	ENET MDI R P<0> 39
ENET_MDI_R	ENET_100D	ENET_MDI	ENET MDI R N<0> 39
ENET_MDI_R	ENET_100D	ENET_MDI	ENET MDI R P<1> 39
ENET_MDI_R	ENET_100D	ENET_MDI	ENET MDI R N<1> 39
ENET_MDI_R	ENET_100D	ENET_MDI	ENET MDI R P<2> 39
ENET_MDI_R	ENET_100D	ENET_MDI	ENET MDI R N<2> 39
ENET_MDI_R	ENET_100D	ENET_MDI	ENET MDI R P<3> 39
ENET_MDI_R	ENET_100D	ENET_MDI	ENET MDI R N<3> 39
CRT_50R	CRT	CRT	GPU_TV_COMP 85 91
CRT_50R	CRT	CRT	GPU_TV_C 85 91
CRT_50R	CRT	CRT	GPU_TV_Y 85 91
CRT_50R	CRT	CRT	GPU_RED 85 91
CRT_50R	CRT	CRT	GPU_GRN 85 91
CRT_50R	CRT	CRT	GPU_BLU 85 91
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_H2SYNC 85 91
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_V2SYNC 85 91
CRT_SYNC	CRT_55R	CRT_SYNC	VGA_HSYNC 91 94
CRT_SYNC	CRT_55R	CRT_SYNC	VGA_VSYNC 91 94
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_BUF_HSYNC 91 94
(CRT_SYNC)	CRT_55R	CRT_SYNC	GPU_BUF_VSYNC 91 94
CRT_50R	CRT	CRT	VIDEO_MUX_RED 91
CRT_50R	CRT	CRT	VIDEO_MUX_GRN 91
CRT_50R	CRT	CRT	VIDEO_MUX_BLU 91
CRT_55R	CRT	CRT	VGA_RED 91 94
CRT_55R	CRT	CRT	VGA_GRN 91 94
CRT_55R	CRT	CRT	VGA_BLU 91 94
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P 55
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_N 55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_P 55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_N 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_P 10 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_N 10 55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P 55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_P 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_N 55

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
IMVP6	SWITCHNODE		IMVP6_PHASE1 71
IMVP6	SWITCHNODE		IMVP6_PHASE2 71
IMVP6	SWITCHNODE		IMVP6_PHASE3 72
IMVP6	SWITCHNODE		1V05REG_SWITCHNODE 73
IMVP6	SWITCHNODE		1V5REG_SWITCHNODE 73
IMVP6	SWITCHNODE		MCH_CORES0_SWITCHNODE 74
IMVP6	SWITCHNODE		1V25REG_SWITCHNODE 74
IMVP6	SWITCHNODE		1V8S3_PHASE 75
IMVP6	SWITCHNODE		5V5_SW 76
IMVP6	SWITCHNODE		3V3S3_SW 76
IMVP6	SWITCHNODE		P3V3S5_SW 77
IMVP6	SWITCHNODE		P2V5S0_SW 77
SMS	SMS		SMS_X_AXIS 48
SMS	SMS		SMS_Y_AXIS 48
SMS	SMS		SMS_Z_AXIS 48

M72/M78 SPECIFIC CONSTRAINTS

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	108		

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_MED	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPACING_0.15MM	*	0.15 MM	?
SPACING_0.18MM	*	0.18 MM	?
SPACING_0.2MM	*	0.2 MM	?
SPACING_0.25MM	*	0.25 MM	?
SPACING_0.3MM	*	0.3 MM	?
SPACING_0.4MM	*	0.4 MM	?
SPACING_0.5MM	*	0.5 MM	?
SPACING_0.6MM	*	0.6 MM	?
SWITCHNODE	*	0.6 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
CLK_SPACING_0.5MM	TOP, BOTTOM	0.2 MM	?
CLK_SPACING_0.6MM	TOP, BOTTOM	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD

A

C

D

**M72/M78 RULE DEFINITIONS**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	109 OF 118





	8	7	6	5	4	3	2	1
	CK505_LVDS_P	CK505_LVDS_P - @m78.lib.M78	29B3 30A5 105D3	DMI_S2N_P<0>	DMI_S2N_P<0> - @m78.lib.M78	7C7 16B3 24D2 101C3	7C7 16B3 24D2 101C3	7C7 16B3 24D2 101C3
	CK505_PC11_CLK	TP_CK505_LVDS_P - @m78.lib.M78	30C3	DMI_S2N_P<1>	DMI_S2N_P<1> - @m78.lib.M78	16B3 24D2	16B3 24D2	16B3 24D2
	CK505_PC12_CLK	CK505_PC11_CLK - @m78.lib.M78	29C5 30A5 105D3	DMI_S2N_P<3..1>	DMI_S2N_P<3..1> - @m78.lib.M78	101D3	101D3	101D3
	CK505_PC13_CLK	TP_CK505_PC11_CLK - @m78.lib.M78	7C3 30A3	DMI_S2N_P<2>	DMI_S2N_P<2> - @m78.lib.M78	16B3 24D2	16B3 24D2	16B3 24D2
	CK505_PC14_CLK	CK505_PC12_CLK - @m78.lib.M78	29B5 30A5 105D3	DMI_S2N_P<3>	DMI_S2N_P<3> - @m78.lib.M78	16B3 24D2	16B3 24D2	16B3 24D2
	CK505_PC15_CLK_PCTSEL_L	TP_PCI_CLK33M_TPM - @m78.lib.M78	30A3	DVI_DDC_CLK	DVI_DDC_CLK - @m78.lib.M78	94D2	94D2	94D2
	CK505_PC1F0_CLK_ITPE	CK505_PC13_CLK - @m78.lib.M78	29B5 30A5 105D3	DVI_DDC_CLK_UP	DVI_DDC_CLK_UP - @m78.lib.M78	94D3 94D5	94D3 94D5	94D3 94D5
	CK505_PC1F1_CLK	CK505_PC14_CLK - @m78.lib.M78	29B5 30A5 105D3	DVI_DDC_DATA	DVI_DDC_DATA - @m78.lib.M78	94C2	94C2	94C2
	CK505_REF0_FSC	TP_CK505_PC14_CLK - @m78.lib.M78	30A3	DVI_DDC_DATA_UP	DVI_DDC_DATA_UP - @m78.lib.M78	94C3 94D5	94C3 94D5	94C3 94D5
	CK505_REF1	CK505_PC15_CLK_PCTSEL - @m78.lib.M78	29B5 30D8 105D3	DVI_HOTPLUG_DET	DVI_HOTPLUG_DET - @m78.lib.M78	24A6 28B2	24A6 28B2	24A6 28B2
	CK505_SRC1_N	CK505_PC1F0_CLK_ITPE - @m78.lib.M78	29B7 30A5 105D3	SB_GPI04	SB_GPI04 - @m78.lib.M78	28B2	28B2	28B2
	CK505_SRC1_P	CK505_PC1F1_CLK - @m78.lib.M78	29B5 30A5 105D3	DVI_HPD_UP	DVI_HPD_UP - @m78.lib.M78	94C3 94D5	94C3 94D5	94C3 94D5
	CK505_SRC2_N	CK505_REF0_FSC - @m78.lib.M78	29A3 30A8 105D3	ENET_CLK25M_XTALI	ENET_CLK25M_XTALI - @m78.lib.M78	37B4	37B4	37B4
	CK505_SRC2_P	CK505_REF1 - @m78.lib.M78	29A3 30B2	ENET_CLK25M_XTALO	ENET_CLK25M_XTALO - @m78.lib.M78	37B4	37B4	37B4
	CK505_SRC3_N	TP_CK505_REF1 - @m78.lib.M78	7C3 30B1	ENET_CTAP_COMMON	ENET_CTAP_COMMON - @m78.lib.M78	39A4	39A4	39A4
	CK505_SRC3_P	CK505_SRC1_N - @m78.lib.M78	29B3 30C5 105C3	ENET_CTRL12	ENET_CTRL12 - @m78.lib.M78	38A5 38B1	38A5 38B1	38A5 38B1
	CK505_SRC4_N	GPU_CLK100M_PCIE_N - @m78.lib.M78	29B3 30C5 105C3	ENET_CTRL19R25	TP_YUKON_CTRL19R25 - @m78.lib.M78	37C2 38B3	37C2 38B3	37C2 38B3
	CK505_SRC4_P	CK505_SRC1_P - @m78.lib.M78	29B3 30C5 105C3	ENET_LED_ACT_L	ENET_LED_ACT_L - @m78.lib.M78	37B2 39A8	37B2 39A8	37B2 39A8
	CK505_SRC5_N	GPU_CLK100M_PCIE_P - @m78.lib.M78	29B3 30C5 105C3	ENET_LED_LINK10_100_L	ENET_LED_LINK10_100_L - @m78.lib.M78	37B2 39A8	37B2 39A8	37B2 39A8
	CK505_SRC5_P	CK505_SRC2_N - @m78.lib.M78	29B3 30C5 105C3	ENET_LED_LINK1000_L	ENET_LED_LINK1000_L - @m78.lib.M78	37B2 39A8	37B2 39A8	37B2 39A8
	CK505_SRC6_N	CK505_SRC2_P - @m78.lib.M78	29B3 30C5 105C3	ENET_LOM_DIS_L	ENET_LOM_DIS_L - @m78.lib.M78	37C2	37C2	37C2
	CK505_SRC6_P	SB_CLK100M_DMI_N - @m78.lib.M78	7B8 7C3 24D2 30C3 105B3	ENET_MD10	ENET_MD10 - @m78.lib.M78	37B7 104B3	37B7 104B3	37B7 104B3
	CK505_SRC7_N	CK505_SRC2_P - @m78.lib.M78	29B3 30C5 105C3	ENET_MD11	ENET_MD11 - @m78.lib.M78	37B6 104B3	37B6 104B3	37B6 104B3
	CK505_SRC7_P	SB_CLK100M_DMI_P - @m78.lib.M78	7B8 24C2 30C3 105B3	ENET_MD12	ENET_MD12 - @m78.lib.M78	37B6 104B3	37B6 104B3	37B6 104B3
	CK505_SRC8_N	CK505_SRC3_N - @m78.lib.M78	29B3 30C5 105C3	ENET_MD13	ENET_MD13 - @m78.lib.M78	37B5 104B3	37B5 104B3	37B5 104B3
	CK505_SRC8_P	CK505_SRC3_P - @m78.lib.M78	29B3 30C5 105C3	ENET_MD1_N<0>	ENET_MD1_N<0> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	CK505_XTAL_IN	CK505_SRC3_P - @m78.lib.M78	7D6 30C3 40C3 105B3	ENET_MD1_N<1>	ENET_MD1_N<1> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	CK505_XTAL_OUT	CK505_SRC4_N - @m78.lib.M78	29B3 30B5 105C3	ENET_MD1_N<2>	ENET_MD1_N<2> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	CLINK_NB_CLK	CK505_SRC4_P - @m78.lib.M78	7C8 23B6 30B3 105B3	ENET_MD1_N<3>	ENET_MD1_N<3> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	CLINK_NB_DATA	CK505_SRC5_N - @m78.lib.M78	29B3 30B5 105C3	ENET_MD1_P<0>	ENET_MD1_P<0> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	CLINK_NB_RESET_L	CK505_SRC5_P - @m78.lib.M78	7C3 7C7 16C3 30C3 105B3	ENET_MD1_P<1>	ENET_MD1_P<1> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	CLINK_WLAN_CLK	CK505_SRC6_N - @m78.lib.M78	29B3 30C5 105C3	ENET_MD1_P<2>	ENET_MD1_P<2> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	CLINK_WLAN_DATA	CK505_SRC6_P - @m78.lib.M78	29B3 30C5 105C3	ENET_MD1_P<3>	ENET_MD1_P<3> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	CLINK_WLAN_RESET_L	CK505_SRC7_N - @m78.lib.M78	29B3 30B5 105C3	ENET_MD1_N<0>	ENET_MD1_N<0> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	EXTGPO_LVDS_EN	CK505_SRC7_P - @m78.lib.M78	29B3 30B5 105C3	ENET_MD1_N<1>	ENET_MD1_N<1> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	EXTGPO_PWR_EN	CK505_SRC8_N - @m78.lib.M78	29B3 30B5 105C3	ENET_MD1_N<2>	ENET_MD1_N<2> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	EXTGPO_RST_L	CK505_SRC8_P - @m78.lib.M78	29B3 30B5 105C3	ENET_MD1_N<3>	ENET_MD1_N<3> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	F0_GATESLOWDN	CLK_PWRGD - @m78.lib.M78	53B3 29A3	ENET_MD1_P<0>	ENET_MD1_P<0> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	F1_VOLTAGEERR5	CPUCORE_ISENSE_CAL - @m78.lib.M78	25C6	ENET_MD1_P<1>	ENET_MD1_P<1> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	F1_VOLTAGEERR6	CPUVSENSE_IN - @m78.lib.M78	53D7	ENET_MD1_P<2>	ENET_MD1_P<2> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	F2_VOLTAGEERR5	CPU_A20M_L - @m78.lib.M78	7C8 10C8 23C4 100B3	ENET_MD1_P<3>	ENET_MD1_P<3> - @m78.lib.M78	37B8 39C7 104B3	37B8 39C7 104B3	37B8 39C7 104B3
	FAN_0_PWR	CPU_BSEL<0> - @m78.lib.M78	10B4 30C6 100B3	ENET_MD1_T<0>	ENET_MD1_T<0> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FAN_1_PWR	CPU_BSEL<1> - @m78.lib.M78	10A4 30B6 100B3	ENET_MD1_T<1>	ENET_MD1_T<1> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FAN_2_PWR	CPU_BSEL<2> - @m78.lib.M78	10A4 30B6 100A3	ENET_MD1_T<2>	ENET_MD1_T<2> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FAN_TACH0	CPU_COMP<0> - @m78.lib.M78	10B3 100A3	ENET_MD1_T<3>	ENET_MD1_T<3> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FAN_TACH1	CPU_COMP<1> - @m78.lib.M78	10B3 100A3	ENET_MD1_T<4>	ENET_MD1_T<4> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FAN_TACH2	CPU_COMP<2> - @m78.lib.M78	10B3 100A3	ENET_MD1_T<5>	ENET_MD1_T<5> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADSTB_L<0>	CPU_COMP<3> - @m78.lib.M78	10B3 100A3	ENET_MD1_T<6>	ENET_MD1_T<6> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADSTB_L<1>	CPU_DPRSTP_L - @m78.lib.M78	10B2 16B6 23C4 71C7 100A3	ENET_MD1_T<7>	ENET_MD1_T<7> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<1>	CPU_DPSLP_L - @m78.lib.M78	10B2 23C4 100B3	ENET_MD1_T<8>	ENET_MD1_T<8> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<2>	CPU_FERR_L - @m78.lib.M78	10C8 23C2 100B3	ENET_MD1_T<9>	ENET_MD1_T<9> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<3>	CPU_GTLREF - @m78.lib.M78	10B4 100A3	ENET_MD1_T<10>	ENET_MD1_T<10> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<4>	CPU_HSK_THRMD_N - @m78.lib.M78	55A5 55B7 108A3	ENET_MD1_T<11>	ENET_MD1_T<11> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<5>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<12>	ENET_MD1_T<12> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<6>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<13>	ENET_MD1_T<13> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<7>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<14>	ENET_MD1_T<14> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<8>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<15>	ENET_MD1_T<15> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<9>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<16>	ENET_MD1_T<16> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<10>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<17>	ENET_MD1_T<17> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<11>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<18>	ENET_MD1_T<18> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<12>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<19>	ENET_MD1_T<19> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<13>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<20>	ENET_MD1_T<20> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<14>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<21>	ENET_MD1_T<21> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<15>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<22>	ENET_MD1_T<22> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<16>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<23>	ENET_MD1_T<23> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<17>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<24>	ENET_MD1_T<24> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<18>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<25>	ENET_MD1_T<25> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<19>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<26>	ENET_MD1_T<26> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<20>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<27>	ENET_MD1_T<27> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<21>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<28>	ENET_MD1_T<28> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<22>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<29>	ENET_MD1_T<29> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<23>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<30>	ENET_MD1_T<30> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<24>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<31>	ENET_MD1_T<31> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<25>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<32>	ENET_MD1_T<32> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<26..17>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<33>	ENET_MD1_T<33> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<28>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<34>	ENET_MD1_T<34> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<29>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<35>	ENET_MD1_T<35> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<30>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<36>	ENET_MD1_T<36> - @m78.lib.M78	39B5 108B3	39B5 108B3	39B5 108B3
	FBS_ADS_L<31>	CPU_HSK_THRMD_P - @m78.lib.M78	55A7 55B5 108A3	ENET_MD1_T<37>	ENET_MD1_T<37> - @m78.lib.M78			



<p>8</p> <p>7</p> <p>6</p> <p>5</p> <p>4</p> <p>3</p> <p>2</p> <p>1</p>	<p>8</p> <p>7</p> <p>6</p> <p>5</p> <p>4</p> <p>3</p> <p>2</p> <p>1</p>	<p>8</p> <p>7</p> <p>6</p> <p>5</p> <p>4</p> <p>3</p> <p>2</p> <p>1</p>	<p>8</p> <p>7</p> <p>6</p> <p>5</p> <p>4</p> <p>3</p> <p>2</p> <p>1</p>	<p>8</p> <p>7</p> <p>6</p> <p>5</p> <p>4</p> <p>3</p> <p>2</p> <p>1</p>
-------------------------------------------------------------------------	-------------------------------------------------------------------------	-------------------------------------------------------------------------	-------------------------------------------------------------------------	-------------------------------------------------------------------------





	8	7	6	5	4	3	2	1	
D	SMBUS_SMC_MGMT_SCL	=SMBUS_MINI_SDA - @m78.lib.M78	3483 5283	SMC_RSTGATE_L	SMC_RSTGATE_L - @m78.lib.M78	4908 5085	TP_LAN_RSTSYN	TP_LAN_RSTSYN - @m78.lib.M78	2306
		=SMB_REMOTE_TEMP_SDA - @m78.lib.M78	5283 5582	SMC_RUNTIME_SCI_L	SMC_RUNTIME_SCI_L - @m78.lib.M78	5083	TP_LPC_DRQ0_L	TP_LPC_DRQ0_L - @m78.lib.M78	2304
		=SMB_CPU_THRM_SDA - @m78.lib.M78	5203 55C3	SMC_RX_L	SMC_RX_L - @m78.lib.M78	2508 4988	TP_LVDS_A_DATAN3	TP_LVDS_A_DATAN3 - @m78.lib.M78	1606
		=SMB_B_S0_DATA - @m78.lib.M78	49A5 5206			7C4 46D5 4988 49C5 50B2	TP_LVDS_B_DATAN3	TP_LVDS_B_DATAN3 - @m78.lib.M78	1606
		=SMB_REMOTE_TEMP_SDA - @m78.lib.M78	5283 5582	SMC_SUS_CLK	SMC_SUS_CLK - @m78.lib.M78	49C5 50C3	TP_LVDS_B_DATAP3	TP_LVDS_B_DATAP3 - @m78.lib.M78	1606
		=SMB_CPU_THRM_SDA - @m78.lib.M78	5203 55C3			25D3 50C2	TP_LVDS_VBG	TP_LVDS_VBG - @m78.lib.M78	15D5
		=SMBUS_MINI_SDA - @m78.lib.M78	3483 5283	SMC_SYS_KBDLED	SMC_SYS_KBDLED - @m78.lib.M78	4988 5085	TP_MEM_A_A<15>	TP_MEM_A_A<15> - @m78.lib.M78	3103
		SMBUS_SMC_MGMT_SCL	5282 5683	SMC_SYS_LED	SMC_SYS_LED - @m78.lib.M78	49C5 50A5 50A8	TP_MEM_A_BCVEN_L	TP_MEM_A_BCVEN_L - @m78.lib.M78	1782
		SMBUS_SMC_MGMT_SDA	5282 5683	SMC_TCK	SMC_TCK - @m78.lib.M78	7D4 4985 5082 5184	TP_MEM_B_A<15>	TP_MEM_B_A<15> - @m78.lib.M78	32C3
		SMB_DATA	4908 5283	SMC_TDI	SMC_TDI - @m78.lib.M78	7D4 4985 5082 5184	TP_MEM_B_BCVEN_L	TP_MEM_B_BCVEN_L - @m78.lib.M78	1782
C	SMB_ME_CLK	SMB_CLK - @m78.lib.M78	2505 52D8 103A3	SMC_TDO	SMC_TDO - @m78.lib.M78	7D4 4985 5082 5186	TP_MEM_CLKN2	TP_MEM_CLKN2 - @m78.lib.M78	1606
		=SMBUS_CK505_SCL - @m78.lib.M78	2985 52D6	SMC_TMS	SMC_TMS - @m78.lib.M78	49A5 50C1	TP_MEM_CLKN5	TP_MEM_CLKN5 - @m78.lib.M78	1606
		SMBUS_SB_SCL - @m78.lib.M78	52D7	SMC_THRMTRIP	SMC_THRMTRIP - @m78.lib.M78	7D4 4985 5082 5186	TP_MEM_CLKP2	TP_MEM_CLKP2 - @m78.lib.M78	1606
		=I2C_DIMMMA_SCL - @m78.lib.M78	31A6 52D6	SMC_TRM5	SMC_TRM5 - @m78.lib.M78	7D4 4985 5082 5186	TP_MEM_CLKP5	TP_MEM_CLKP5 - @m78.lib.M78	1606
		=I2C_DIMMB_SCL - @m78.lib.M78	32A6 5206	SMC_TRM8	SMC_TRM8 - @m78.lib.M78	7D4 4985 5082 5186	TP_NB_CFG10>	TP_NB_CFG10> - @m78.lib.M78	1686
		SMBUS_SB_SCL - @m78.lib.M78	52D7	SMC_TX_L	SMC_TX_L - @m78.lib.M78	7D4 46D5 4988 49C5 50B2	TP_NB_CFG11>	TP_NB_CFG11> - @m78.lib.M78	1686
		=SMBUS_CK505_SCL - @m78.lib.M78	2985 52D6	SMC_VCL	SMC_VCL - @m78.lib.M78	5186	TP_NB_CFG12>	TP_NB_CFG12> - @m78.lib.M78	7C3 1686
		=I2C_DIMMMA_SCL - @m78.lib.M78	31A6 52D6	SMC_WAKE_SCI_L	SMC_WAKE_SCI_L - @m78.lib.M78	13C3 2508 49C5	TP_NB_CFG13>	TP_NB_CFG13> - @m78.lib.M78	7C3 1686
		=I2C_DIMMB_SCL - @m78.lib.M78	32A6 5206	SMC_XTAL	SMC_XTAL - @m78.lib.M78	49C3 50C8	TP_NB_CFG14>	TP_NB_CFG14> - @m78.lib.M78	1686
		SMB_DATA	2505 52D8 103A3	SMS_ONOFF_L	SMS_ONOFF_L - @m78.lib.M78	49A5 5085	TP_NB_CFG15>	TP_NB_CFG15> - @m78.lib.M78	1686
B	SMB_ME_DATA	=SMBUS_CK505_SDA - @m78.lib.M78	2985 52D6	SMS_ONOFF_L	SMS_ONOFF_L - @m78.lib.M78	49A5 5085	TP_NB_CFG17>	TP_NB_CFG17> - @m78.lib.M78	1686
		SMBUS_SB_SDA - @m78.lib.M78	52D7	SMS_Z_AXIS	SMS_Z_AXIS - @m78.lib.M78	49A8 50D5 108D1	TP_NB_CFG18>	TP_NB_CFG18> - @m78.lib.M78	7C3 1686
		=I2C_DIMMMA_SDA - @m78.lib.M78	31A6 52D6	SMS_X_AXIS	SMS_X_AXIS - @m78.lib.M78	49A8 50D5 108D1	TP_NB_NC<1>	TP_NB_NC<1> - @m78.lib.M78	16A6
		=I2C_DIMMB_SDA - @m78.lib.M78	32A6 5206	SMS_Y_AXIS	SMS_Y_AXIS - @m78.lib.M78	49A8 50D5 108D1	TP_NB_NC<2>	TP_NB_NC<2> - @m78.lib.M78	16A6
		SMBUS_SB_SDA - @m78.lib.M78	52D7	SMS_Z_AXIS	SMS_Z_AXIS - @m78.lib.M78	49A8 50D5 108D1	TP_NB_NC<3>	TP_NB_NC<3> - @m78.lib.M78	16A6
		=SMBUS_CK505_SDA - @m78.lib.M78	2985 52D6	SPI_A_SCLK_R	SPI_A_SCLK_R - @m78.lib.M78	103A3	TP_NB_NC<4>	TP_NB_NC<4> - @m78.lib.M78	16A6
		=I2C_DIMMMA_SDA - @m78.lib.M78	31A6 52D6	SPI_A_SI_R	SPI_A_SI_R - @m78.lib.M78	6184 10A3A	TP_NB_NC<5>	TP_NB_NC<5> - @m78.lib.M78	16A6
		=I2C_DIMMB_SDA - @m78.lib.M78	32A6 5206	SPI_A_SO_R	SPI_A_SO_R - @m78.lib.M78	783 6184 103A3	TP_NB_NC<6>	TP_NB_NC<6> - @m78.lib.M78	16A6
		SMBUS_SB_SDA - @m78.lib.M78	52D7	SPI_B_SCLK_R	SPI_B_SCLK_R - @m78.lib.M78	103A3	TP_NB_NC<7>	TP_NB_NC<7> - @m78.lib.M78	16A6
		SMB_ADAPTER_EN	49D5 50C5	SPI_B_SI_R	SPI_B_SI_R - @m78.lib.M78	103A3	TP_NB_NC<8>	TP_NB_NC<8> - @m78.lib.M78	16A6
A	SMC_BATT_ISENSE	TP_SMC_ADAPTER_EN - @m78.lib.M78	50C3	SPI_B_SO_R	SPI_B_SO_R - @m78.lib.M78	103A3	TP_NB_NC<9>	TP_NB_NC<9> - @m78.lib.M78	16A6
		SMC_BATT_ISENSE	49C5 5085	SPI_C_L<0>	SPI_C_L<0> - @m78.lib.M78	103A3	TP_NB_NC<10>	TP_NB_NC<10> - @m78.lib.M78	16A6
		SMC_CASE_OPEN	4985 50A2	SPI_CE_L<1>	SPI_CE_L<1> - @m78.lib.M78	103A3	TP_NB_NC<11>	TP_NB_NC<11> - @m78.lib.M78	16A6
		SMC_CPU_ISENSE	49C5 5306	SPI_CE_R<0>	SPI_CE_R<0> - @m78.lib.M78	24C5 61B7 103A3	TP_NB_NC<12>	TP_NB_NC<12> - @m78.lib.M78	16A6
		SMC_CPU_VSENSE	49C5 5306	SPI_CE_R<1>	SPI_CE_R<1> - @m78.lib.M78	103A3	TP_NB_NC<13>	TP_NB_NC<13> - @m78.lib.M78	16A6
		SMC_EXCARD_CP	4988 50A2	SPI_HOLD_L	SPI_HOLD_L - @m78.lib.M78	6185	TP_NB_NC<14>	TP_NB_NC<14> - @m78.lib.M78	16A6
		SMC_EXCARD_OC_L	4988 50B2	SPI_SCLK	SPI_SCLK - @m78.lib.M78	7A8 6186 103A3	TP_NB_RSVD<1>	TP_NB_RSVD<1> - @m78.lib.M78	16D6
		SMC_EXCARD_PWR_EN	4988 50B5	SPI_SCLK_R	SPI_SCLK_R - @m78.lib.M78	24C5 61B7 103A3	TP_NB_RSVD<2>	TP_NB_RSVD<2> - @m78.lib.M78	16D6
		SMC_EXXTAL	50B3	SPI_SI	SPI_SI - @m78.lib.M78	103A3	TP_NB_RSVD<3>	TP_NB_RSVD<3> - @m78.lib.M78	16D6
		SMC_FAN_0_CTL	49A8 5608	SPI_SI_R	SPI_SI_R - @m78.lib.M78	24C5 61B3 103A3	TP_NB_RSVD<4>	TP_NB_RSVD<4> - @m78.lib.M78	16D6
A	SMC_FAN_1_CTL	SMC_BS_ALARM_L	49C5 50B2	SPI_SO	SPI_SO - @m78.lib.M78	7A8 24C5 61B3 103A3	TP_NB_RSVD<5>	TP_NB_RSVD<5> - @m78.lib.M78	16D6
		SMC_FAN_1_TACH	49A8 5608	SPD	SPD - @m78.lib.M78	50A4	TP_NB_RSVD<6>	TP_NB_RSVD<6> - @m78.lib.M78	16D6
		SMC_FAN_1_TACH	49A8 56A8	SPD	SPD - @m78.lib.M78	50A4	TP_NB_RSVD<7>	TP_NB_RSVD<7> - @m78.lib.M78	16D6
		SMC_FAN_2_CTL	49A8 57D8	SYSDLED_SW	SYSDLED_SW - @m78.lib.M78	50A4	TP_NB_RSVD<8>	TP_NB_RSVD<8> - @m78.lib.M78	16D6
		SMC_FAN_2_TACH	49A8 57C8	SYSDLED_ANODE	SYSDLED_ANODE - @m78.lib.M78	50A6	TP_NB_RSVD<9>	TP_NB_RSVD<9> - @m78.lib.M78	16D6
		SMC_FAN_3_CTL	49A8 50C5	SYSDLED_ANODE_CONN	SYSDLED_ANODE_CONN - @m78.lib.M78	50A3 50A4 50A5	TP_NB_RSVD<10>	TP_NB_RSVD<10> - @m78.lib.M78	16D6
		SMC_FAN_3_TACH	49A8 50C5	SYSDLED_BIAS	SYSDLED_BIAS - @m78.lib.M78	50A7	TP_NB_RSVD<11>	TP_NB_RSVD<11> - @m78.lib.M78	16D6
		SMC_FWE	49A5 50B2	SYSDLED_EN	SYSDLED_EN - @m78.lib.M78	50A8	TP_NB_RSVD<12>	TP_NB_RSVD<12> - @m78.lib.M78	16D6
		SMC_GFX_OVERTEMP_L	49A8 5808	SYSDLED_ILIM	SYSDLED_ILIM - @m78.lib.M78	50A6	TP_NB_RSVD<13>	TP_NB_RSVD<13> - @m78.lib.M78	16D6
		SMC_GFX_THROTTLE_L	49C5 85B7	SYSDLED_IREF	SYSDLED_IREF - @m78.lib.M78	50A7	TP_NB_RSVD<14>	TP_NB_RSVD<14> - @m78.lib.M78	16D6
A	SMC_GPU_ISENSE	SMC_GFX_THROTTLE_L	49C5 85B7	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A3 50A4 50A5	TP_NB_RSVD<15>	TP_NB_RSVD<15> - @m78.lib.M78	16D6
		SMC_GPU_ISENSE	49C5 53C1	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<16>	TP_NB_RSVD<16> - @m78.lib.M78	16D6
		SMC_GPU_VSENSE	49C5 53D2	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<17>	TP_NB_RSVD<17> - @m78.lib.M78	16D6
		SMC_KBC_MDE	49C2	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<18>	TP_NB_RSVD<18> - @m78.lib.M78	16D6
		SMC_LID	4985 50B2	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<19>	TP_NB_RSVD<19> - @m78.lib.M78	16D6
		SMC_LRESET_L	7C6 28D1 49C8	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<20>	TP_NB_RSVD<20> - @m78.lib.M78	16D6
		SMC_MANUAL_RST_L	50D7	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<21>	TP_NB_RSVD<21> - @m78.lib.M78	16D6
		SMC_MD1	7D4 49C1 5186	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<22>	TP_NB_RSVD<22> - @m78.lib.M78	16D6
		SMC_MM_VSENSE_R	53D3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<23>	TP_NB_RSVD<23> - @m78.lib.M78	16D6
		SMC_NMI	7C4 49C1 5184	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<24>	TP_NB_RSVD<24> - @m78.lib.M78	16D6
A	SMC_ONOFF_L	SMC_ONOFF_DETECT	4988 50B2	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<25>	TP_NB_RSVD<25> - @m78.lib.M78	16D6
		SMC_ONOFF_L	49C5 50B2 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<26>	TP_NB_RSVD<26> - @m78.lib.M78	16D6
		SMC_P14	49D8 50D5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<27>	TP_NB_RSVD<27> - @m78.lib.M78	16D6
		TP_SMC_P14 - @m78.lib.M78	50D3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<28>	TP_NB_RSVD<28> - @m78.lib.M78	16D6
		SMC_P20	49C8 50D5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<29>	TP_NB_RSVD<29> - @m78.lib.M78	16D6
		TP_SMC_P20 - @m78.lib.M78	50D3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<30>	TP_NB_RSVD<30> - @m78.lib.M78	16D6
		SMC_P21	49C8 50D5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<31>	TP_NB_RSVD<31> - @m78.lib.M78	16D6
		TP_SMC_P21 - @m78.lib.M78	50D3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<32>	TP_NB_RSVD<32> - @m78.lib.M78	16D6
		SMC_P22	49C8 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<33>	TP_NB_RSVD<33> - @m78.lib.M78	16D6
		TP_SMC_P22 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<34>	TP_NB_RSVD<34> - @m78.lib.M78	16D6
SMC_P23	49C8 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<35>	TP_NB_RSVD<35> - @m78.lib.M78	16D6		
A	SMC_P26	SMC_P23	49C8 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<36>	TP_NB_RSVD<36> - @m78.lib.M78	16D6
		TP_SMC_P23 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<37>	TP_NB_RSVD<37> - @m78.lib.M78	16D6
		SMC_P26	49C8 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<38>	TP_NB_RSVD<38> - @m78.lib.M78	16D6
		TP_SMC_P26 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<39>	TP_NB_RSVD<39> - @m78.lib.M78	16D6
		SMC_P27	49C8 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<40>	TP_NB_RSVD<40> - @m78.lib.M78	16D6
		TP_SMC_P27 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<41>	TP_NB_RSVD<41> - @m78.lib.M78	16D6
		SMC_P43	49C8 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<42>	TP_NB_RSVD<42> - @m78.lib.M78	16D6
		TP_SMC_P43 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<43>	TP_NB_RSVD<43> - @m78.lib.M78	16D6
		SMC_P44	49C8 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<44>	TP_NB_RSVD<44> - @m78.lib.M78	16D6
		TP_SMC_P44 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<45>	TP_NB_RSVD<45> - @m78.lib.M78	16D6
A	SMC_P45	SMC_P45	49C8 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<46>	TP_NB_RSVD<46> - @m78.lib.M78	16D6
		TP_SMC_P45 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<47>	TP_NB_RSVD<47> - @m78.lib.M78	16D6
		SMC_P46	4988 50B5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<48>	TP_NB_RSVD<48> - @m78.lib.M78	16D6
		TP_SMC_P46 - @m78.lib.M78	50B3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<49>	TP_NB_RSVD<49> - @m78.lib.M78	16D6
		SMC_P62	49D5 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<50>	TP_NB_RSVD<50> - @m78.lib.M78	16D6
		TP_SMC_P62 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<51>	TP_NB_RSVD<51> - @m78.lib.M78	16D6
		SMC_P63	49D5 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<52>	TP_NB_RSVD<52> - @m78.lib.M78	16D6
		TP_SMC_P63 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<53>	TP_NB_RSVD<53> - @m78.lib.M78	16D6
		SMC_P64	49D5 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<54>	TP_NB_RSVD<54> - @m78.lib.M78	16D6
		TP_SMC_P64 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<55>	TP_NB_RSVD<55> - @m78.lib.M78	16D6
A	SMC_P67	SMC_P67	49C5 50B2	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<56>	TP_NB_RSVD<56> - @m78.lib.M78	16D6
		SMC_P81	49C5 50C5	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m78.lib.M78	50A4	TP_NB_RSVD<57>	TP_NB_RSVD<57> - @m78.lib.M78	16D6
		TP_SMC_P81 - @m78.lib.M78	50C3	SYSDLED_RETURN_CONN	SYSDLED_RETURN_CONN - @m				



8			7			6			5			4			3			2			1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Title: Cref Part Report Design: m78 Date: Mar 27 10:08:12 2007			C2171 CAP_402-1 m78(21D4)			C2173 CAP_P_SM-CASE-C1 m78(21C4)			C2174 CAP_603 m78(21C4)			C2177 CAP_603 m78(21C4)			C2180 CAP_402 m78(21D2)			C2181 CAP_805 m78(21D2)			C2182 CAP_402 m78(21D2)			C2183 CAP_805 m78(21C3)			C2184 CAP_402 m78(21C2)			C2190 CAP_603 m78(21B4)			C2191 CAP_402 m78(21B3)			C2192 CAP_402 m78(21B3)			C2195 CAP_603 m78(21A4)			C2196 CAP_805 m78(21A3)			C2197 CAP_402 m78(21A3)			C2200 CAP_402 m78(22B2)			C2201 FILTER_3P_A_NFM18 m78(22B2)			C2213 CAP_603 m78(22B2)			C2500 CAP_402 m78(25C2)			C2501 CAP_402 m78(25B2)			C2600 CAP_402 m78(26A3)			C2601 CAP_402 m78(26A3)			C2700 CAP_P_SM-CASE-C1 m78(27C7)			C2701 CAP_402 m78(27A6)			C2702 CAP_402 m78(27B1)			C2703 CAP_402 m78(27C8)			C2704 CAP_402 m78(27D8)			C2705 CAP_805 m78(27C7)			C2706 CAP_805 m78(27C7)			C2707 CAP_603 m78(27C7)			C2708 CAP_603 m78(27A6)			C2711 CAP_402 m78(27D1)			C2712 CAP_402 m78(27C1)			C2714 CAP_402 m78(27D1)			C2715 CAP_402 m78(27C1)			C2717 CAP_402 m78(27A6)			C2718 CAP_402 m78(27B1)			C2719 CAP_402 m78(27D3)			C2721 CAP_402 m78(27B3)			C2722 CAP_402 m78(27B1)			C2723 CAP_402 m78(27B1)			C2724 CAP_603 m78(27B1)			C2725 CAP_402 m78(27D3)			C2726 CAP_402 m78(27C3)			C2727 CAP_402 m78(27C3)			C2728 CAP_402 m78(27C3)			C2729 CAP_402 m78(27D5)			C2730 CAP_402 m78(27D5)			C2731 CAP_402 m78(27D5)			C2732 CAP_603 m78(27B7)			C2733 CAP_603 m78(27C5)			C2734 CAP_402 m78(27D5)			C2735 CAP_603 m78(27A6)			C2736 CAP_603 m78(27B7)			C2737 CAP_402 m78(27C3)			C2738 CAP_402 m78(27C3)			C2739 CAP_402 m78(27C1)			C2741 CAP_402 m78(27B3)			C2805 CAP_402 m78(28D5)			C2808 CAP_402 m78(28C6)			C2809 CAP_402 m78(28C6)			C2810 CAP_402 m78(28D6)			C2811 CAP_402 m78(28A7)			C2900 CAP_402 m78(29D7)			C2901 CAP_603 m78(29D6)			C2902 CAP_402 m78(29D6)			C2903 CAP_402 m78(29D5)			C2904 CAP_402 m78(29D5)			C2905 CAP_402 m78(29D5)			C2906 CAP_402 m78(29D5)			C2907 CAP_603 m78(29C5)			C2908 CAP_402 m78(29C5)			C2909 CAP_402 m78(29D4)			C2910 CAP_603 m78(29D3)			C2911 CAP_402 m78(29D2)			C2912 CAP_402 m78(29D4)			C2913 CAP_402 m78(29D3)			C2914 CAP_603 m78(29D3)			C2915 CAP_402 m78(29C4)			C2916 CAP_603 m78(29C3)			C2989 CAP_402 m78(29C6)			C2990 CAP_402 m78(29C6)			C3100 CAP_603 m78(31B2)			C3101 CAP_603 m78(31B2)			C3110 CAP_402 m78(31B2)			C3111 CAP_402 m78(31B2)			C3112 CAP_402 m78(31B1)			C3113 CAP_402 m78(31B1)			C3114 CAP_402 m78(31B2)			C3115 CAP_402 m78(31B2)			C3116 CAP_402 m78(31B1)			C3117 CAP_402 m78(31B1)			C3118 CAP_402 m78(31B2)			C3119 CAP_402 m78(31B2)			C3120 CAP_402 m78(31B1)			C3121 CAP_402 m78(31B1)			C3122 CAP_402 m78(31A1)			C3123 CAP_402 m78(31A1)			C3130 CAP_603 m78(31D6)			C3131 CAP_402 m78(31D6)			C3140 CAP_603 m78(31A7)			C3141 CAP_402 m78(31A6)			C3200 CAP_603 m78(32B2)			C3201 CAP_603 m78(32B2)			C3210 CAP_603 m78(32B2)			C3211 CAP_402 m78(32B2)			C3212 CAP_402 m78(32B1)			C3213 CAP_402 m78(32B1)			C3214 CAP_402 m78(32B2)			C3215 CAP_402 m78(32B2)			C3216 CAP_402 m78(32B1)			C3217 CAP_402 m78(32B1)			C3218 CAP_402 m78(32B2)			C3219 CAP_402 m78(32B2)			C3220 CAP_402 m78(32B1)			C3221 CAP_402 m78(32B1)			C3222 CAP_402 m78(32A1)			C3223 CAP_402 m78(32A1)			C3230 CAP_603 m78(32D6)			C3231 CAP_402 m78(32D6)			C3240 CAP_603 m78(32A6)			C3241 CAP_402 m78(32A7)			C3300 CAP_402 m78(33D4)			C3302 CAP_402 m78(33D4)			C3305 CAP_402 m78(33D4)			C3307 CAP_402 m78(33D4)			C3310 CAP_402 m78(33C4)			C3312 CAP_402 m78(33C4)			C3330 CAP_402 m78(33C4)			C3332 CAP_402 m78(33C4)			C3334 CAP_402 m78(33C4)			C3336 CAP_402 m78(33C4)			C3337 CAP_402 m78(33C4)			C3340 CAP_402 m78(33C4)			C3342 CAP_402 m78(33B4)			C3344 CAP_402 m78(33B4)			C3346 CAP_402 m78(33B4)			C3348 CAP_402 m78(33B4)			C3350 CAP_402 m78(33B4)			C3352 CAP_402 m78(33B4)			C3354 CAP_402 m78(33B4)			C3356 CAP_402 m78(33A4)			C3358 CAP_402 m78(33A4)			C3360 CAP_402 m78(33A4)			C3362 CAP_402 m78(33A4)			C3364 CAP_402 m78(33A4)			C3366 CAP_402 m78(33A4)			C3368 CAP_402 m78(33A4)			C3370 CAP_402 m78(33A4)			C3400 CAP_402 m78(34C3)			C3401 CAP_603 m78(34C3)			C3410 CAP_402 m78(34C3)			C3420 CAP_402 m78(34C3)			C3421 CAP_603 m78(34C3)			C3430 CAP_402 m78(34B7)			C3431 CAP_402 m78(34B7)			C3700 CAP_603 m78(37D6)			C3701 CAP_402 m78(37D6)			C3702 CAP_402 m78(37D5)			C3703 CAP_402 m78(37D5)			C3704 CAP_402 m78(37D5)			C3705 CAP_402 m78(37D4)			C3706 CAP_402 m78(37D4)			C3707 CAP_402 m78(37D4)			C3708 CAP_402 m78(37D3)			C3710 CAP_603 m78(37D6)			C3711 CAP_402 m78(37D6)			C3712 CAP_402 m78(37D5)			C3713 CAP_402 m78(37D5)			C3714 CAP_402 m78(37D5)			C3715 CAP_402 m78(37D4)			C3720 CAP_603 m78(37C5)			C3721 CAP_402 m78(37C5)			C3722 CAP_402 m78(37C5)			C3723 CAP_402 m78(37C4)			C3724 CAP_402 m78(37C4)			C3730 CAP_402 m78(37C7)			C3731 CAP_402 m78(37B7)			C3735 CAP_402 m78(37C5)			C3736 CAP_402 m78(37C5)			C3740 CAP_402 m78(37B7)			C3742 CAP_402 m78(37B6)			C3744 CAP_402 m78(37B6)			C3746 CAP_402 m78(37B5)			C3750 CAP_402 m78(37B5)			C3751 CAP_402 m78(37B5)			C3780 CAP_402 m78(37B2)			C3800 CAP_805-1 m78(38C8)			C3801 CAP_402 m78(38C7)			C3802 CAP_805-1 m78(38C7)			C3803 CAP_603 m78(38C7)			C3804 CAP_402 m78(38C6)			C3805 CAP_603 m78(38C5)			C3806 CAP_402 m78(38C5)			C3807 CAP_805-1 m78(38C5)			C3810 CAP_805-1 m78(38B6)			C3811 CAP_402 m78(38B6)			C3812 CAP_805-1 m78(38B6)			C3813 CAP_603 m78(38B5)			C3814 CAP_402 m78(38B5)			C3815 CAP_603 m78(38A4)			C3816 CAP_402 m78(38A4)			C3817 CAP_805-1 m78(38A4)			C3890 CAP_402 m78(38C2)			C3891 CAP_402 m78(38C2)			C3900 CAP_402 m78(39D7)			C3901 CAP_402 m78(39D6)			C3910 CAP_1808 m78(39A4)			C4000 CAP_402 m78(40B7)			C4001 CAP_402 m78(40B7)			C4010 CAP_402 m78(40C2)			C4011 CAP_402 m78(40C2)			C4020 CAP_402 m78(40C3)			C4021 CAP_402 m78(40C3)			C4090 CAP_402 m78(40B6)			C4200 CAP_402-LF m78(42C7)			C4201 CAP_402-LF m78(42C7)			C4210 CAP_402 m78(42C6)			C4211 CAP_402 m78(42C5)			C4212 CAP_805-1 m78(42C5)			C4213 CAP_805-1 m78(42C5)			C4230 CAP_402 m78(42A5)			C4231 CAP_402 m78(42A5)			C4240 CAP_402 m78(42A7)			C4241 CAP_402 m78(42A7)			C4242 CAP_402 m78(42A7)			C4250 CAP_402 m78(42B7)			C4251 CAP_402 m78(42B7)			C4252 CAP_402 m78(42B7)			C4253 CAP_402 m78(42B6)			C4254 CAP_402 m78(42B6)			C4260 CAP_402 m78(42B7)			C4261 CAP_402 m78(42B7)			C4262 CAP_402 m78(42B7)			C4263 CAP_402 m78(42B6)			C4264 CAP_402 m78(42B6)			C4265 CAP_402 m78(42B6)			C4266 CAP_402 m78(42B6)			C4280 CAP_402 m78(42A6)			C4281 CAP_402 m78(42A6)			C4290 CAP_402 m78(42B5)			C4291 CAP_402 m78(42B5)			C4300 CAP_603-1 m78(43D3)			C4301 CAP_603-1 m78(43B3)			C4310 CAP_402 m78(43D4)			C4311 CAP_402 m78(43D4)			C4312 CAP_402 m78(43C4)			C4313 CAP_402 m78(43C4)			C4320 CAP_402 m78(43B5)			C4321 CAP_402 m78(43B5)			C4322 CAP_402 m78(43A5)			C4323 CAP_402 m78(43A5)			C4332 CAP_402 m78(43C2)			C4335 CAP_603-1 m78(43C2)			C4350 CAP_402 m78(43C7)			C4354 CAP_402 m78(43B7)			C4358 CAP_402 m78(43D7)			C4364 CAP_402 m78(43B7)			C4404 CAP_402 m78(44B6)			C4405 CAP_402 m78(44B4)			C4406 CAP_805 m78(44B4)			C4510 CAP_402 m78(45D6)			C4511 CAP_402 m78(45D6)			C4515 CAP_402 m78(45C6)			C4516 CAP_402 m78(45C6)			C4600 CAP_P_CASE-D2-LF m78(46C2)			C4613 CAP_402 m78(46C2)			C4623 CAP_402 m78(46C5)			C4633 CAP_402 m78(46A5)			C4650 CAP_402 m78(46D5)			C4700 CAP_805-1 m78(47D7)			C4701 CAP_402 m78(47D6)			C4720 CAP_805-1 m78(47D3)			C4721 CAP_402 m78(47D3)			C4902 CAP_805 m78(49D4)			C4903 CAP_402 m78(49D4)			C4904 CAP_402 m78(49D3)			C4905 CAP_402 m78(49D3)			C4906 CAP_402 m78(49D3)			C4907 CAP_402 m78(49D2)			C4920 CAP_402 m78(49C3)			C5000 CAP_402 m78(50D7)			C5001 CAP_402 m78(50D7)			C5010 CAP_402 m78(50C6)			C5019 CAP_402 m78(50C7)			C5021 CAP_402 m78(50C7)			C5050 CAP_402 m78(50B6)			C5051 CAP_402 m78(50A4)			C5052 CAP_603 m78(50A4)			C5065 CAP_402 m78(50B8)			C5066 CAP_603 m78(50B7)			C5067 CAP_402 m78(50B7)			C5309 CAP_402 m78(53D6)			C5358 CAP_402 m78(53C2)			C5359 CAP_402 m78(53D3)			C5370 CAP_402 m78(53C7)			C5500 CAP_402 m78(55C7)			C5501 CAP_402 m78(55B4)			C5502 CAP_805-1 m78(55B4)			C5503 CAP_402 m78(55B4)			C5510 CAP_402 m78(55A7)			C5511 CAP_402 m78(55A6)			C5550 CAP_402 m78(55B7)			C5551 CAP_402 m78(55B6)			C5570 CAP_402 m78(55C1)			C5580 CAP_402 m78(55C5)			C5601 CAP_805 m78(56D5)			C5602 CAP_P_6_3X5_5SM1 m78(56C4)			C5603 CAP_805 m78(56B5)			C5605 CAP_P_6_3X5_5SM1 m78(56B3)			C5701 CAP_805 m78(57C5)			C5702 CAP_P_6_3X5_5SM1 m78(57C3)			C5880 CAP_402 m78(58C5)			C5881 CAP_402 m78(58B5)			C6100 CAP_402 m78(61C4)			C7000 CAP_402 m78(70C6)			C7001 CAP_402 m78(70C6)			C7002 CAP_402 m78(70C6)			C7003 CAP_402 m78(70C6)			C7010 CAP_603 m78(70D6)			C7052 CAP_402 m78(70D2)			C7056 CAP_402 m78(70D1)			C7060 CAP_402 m78(70A5)			C7061 CAP_402 m78(70B5)			C7062 CAP_402 m78(70B5)			C7090 CAP_402 m78(70A3)			C7100 CAP_402 m78(71C4)			C7101 CAP_1206-1 m78(71D1)			C7102 CAP_402 m78(71B4)			C7103 CAP_402 m78(71C2)			C7104 CAP_402 m78(71B2)			C7105 CAP_402 m78(71C8)			C7106 CAP_402 m78(71B8)			C7107 CAP_402 m78(71B1)			C7108 CAP_1206-1 m78(71D1)			C7109 CAP_P_TH m78(71D5)			C7110 CAP_402 m78(71C7)			C7111 CAP_402 m78(71B2)			C7112 CAP_402 m78(71C2)			C7113 CAP_402 m78(71B7)			C7114 CAP_402 m78(71B8)			C7115 CAP_603 m78(71D4)			C7116 CAP_402 m78(71B4)			C7121 CAP_402 m78(71A5)			C7126 CAP_603-1 m78(71D6)			C7127 CAP_603 m78(71C4)			C7128 CAP_402 m78(71B4)			C7129 CAP_402 m78(71B5)			C7130 CAP_402 m78(71D6)			C7131 CAP_402 m78(71B5)			C7132 CAP_402 m78(71A5)			C7133 CAP_402 m78(71A5)			C7134 CAP_402 m78(71B5)			C7135 CAP_603 m78(71D4)			C7136 CAP_603 m78(71C4)			C7150 CAP_1206-1 m78(71D4)			C7152 CAP_1206-1 m78(71D4)			C7154 CAP_P_TH m78(71D2)			C7155 CAP_1206-1 m78(71D1)			C7156 CAP_1206-1 m78(71D4)			C7190 CAP_402 m78(71C3)			C7192 CAP_402 m78(71B3)			C7196 CAP_402 m78(72C4)			C7200 CAP_402 m78(72D2)			C7201 CAP_1206-1 m78(72D2)			C7203 CAP_402 m78(72C2)			C7208 CAP_1206-1 m78(72D2)			C7212 CAP_402 m78(72C3)			C7215 CAP_603 m78(72C3)			C7235 CAP_603 m78(72D6)			C7254 CAP_P_TH m78(72D2)			C7255 CAP_1206-1 m78(72D2)		

	8	7	6	5	4	3	2	1																																																																																																																																																																		
D	C7290 CAP_402 m78[72C4]	C7300 CAP_P_CASE-D2-SM m78[73C8]	C7301 CAP_805 m78[73C8]	C7302 CAP_402 m78[73B7]	C7303 CAP_P_CASE-D2-SM m78[73C7]	C7304 CAP_805 m78[73C8]	C7310 CAP_603 m78[73C7]	C7324 CAP_402 m78[73B7]	C7330 CAP_603-1 m78[73B6]	C7331 CAP_603 m78[73C6]	C7332 CAP_402 m78[73B5]	C7335 CAP_402 m78[73B6]	C7340 CAP_P_TH m78[73D7]	C7341 CAP_1206-1 m78[73D7]	C7342 CAP_1206-1 m78[73D6]	C7345 CAP_402 m78[73B3]	C7360 CAP_603 m78[73D2]	C7361 CAP_603 m78[73D2]	C7364 CAP_402 m78[73B2]	C7370 CAP_402 m78[73B2]	C7372 CAP_402 m78[73B4]	C7381 CAP_1206-1 m78[73D2]	C7382 CAP_1206-1 m78[73D2]	C7390 CAP_P_CASE-D2-SM m78[73C1]	C7391 CAP_P_CASE-D2-SM m78[73C2]	C7392 CAP_805 m78[73C1]	C7393 CAP_805 m78[73C1]	C7400 CAP_P_CASE-D2-SM m78[74C8]	C7401 CAP_805 m78[74C8]	C7402 CAP_402 m78[74B7]	C7403 CAP_P_CASE-D2-SM m78[74C7]	C7404 CAP_805 m78[74C8]	C7410 CAP_603 m78[74C7]	C7424 CAP_402 m78[74B7]	C7430 CAP_603-1 m78[74D6]	C7431 CAP_603 m78[74C6]	C7432 CAP_402 m78[74B5]	C7435 CAP_402 m78[74B6]	C7440 CAP_P_TH m78[74D7]	C7441 CAP_1206-1 m78[74D7]	C7442 CAP_1206-1 m78[74D6]	C7445 CAP_402 m78[74B3]	C7460 CAP_603-1 m78[74D2]	C7461 CAP_603 m78[74C2]	C7464 CAP_402 m78[74B2]	C7470 CAP_402 m78[74B2]	C7472 CAP_402 m78[74B4]	C7480 CAP_P_TH m78[74D3]	C7481 CAP_1206-1 m78[74D2]	C7482 CAP_1206-1 m78[74D2]	C7490 CAP_P_TH m78[74C2]	C7491 CAP_P_TH m78[74C1]	C7492 CAP_805 m78[74C1]	C7493 CAP_805 m78[74C1]	C7500 CAP_603 m78[75D5]	C7501 CAP_603 m78[75D6]	C7502 CAP_603 m78[75D6]	C7503 CAP_402 m78[75C2]	C7506 CAP_402 m78[75C8]	C7507 CAP_402 m78[75C6]	C7508 CAP_603 m78[75C7]	C7509 CAP_402 m78[75D4]	C7510 CAP_402 m78[75C5]	C7530 CAP_P_TH m78[75D5]	C7531 CAP_603 m78[75D4]	C7532 CAP_P_TH m78[75D5]	C7533 CAP_1206-1 m78[75D5]	C7534 CAP_1206-1 m78[75D4]	C7540 CAP_805 m78[75C3]	C7541 CAP_805 m78[75C3]	C7542 CAP_P_CASE-D2-SM m78[75C2]	C7543 CAP_P_CASE-D2-SM m78[75C2]	C7544 CAP_P_CASE-D2-SM m78[75C2]	C7550 CAP_402 m78[75B4]	C7551 CAP_805-1 m78[75A6]	C7552 CAP_805-1 m78[75A4]	C7553 CAP_402 m78[75A6]	C7555 CAP_P_CASE-C3 m78[75A4]	C7559 CAP_603 m78[75B5]	C7560 CAP_402 m78[75D8]	C7564 CAP_402 m78[75C3]	C7600 CAP_603 m78[76C4]	C7601 CAP_603 m78[76A4]	C7602 CAP_402 m78[76A4]	C7604 CAP_402 m78[76A3]	C7605 CAP_402 m78[76A3]	C7607 CAP_402 m78[76A3]	C7608 CAP_402 m78[76D2]	C7609 CAP_402 m78[76D7]	C7612 CAP_603 m78[76A7]	C7613 CAP_402 m78[76A7]	C7621 CAP_402 m78[76B6]	C7622 CAP_402 m78[76C5]	C7624 CAP_402 m78[76C6]	C7625 CAP_402 m78[76B6]	C7626 CAP_402 m78[76B6]	C7628 CAP_402 m78[76B7]	C7629 CAP_402 m78[76B7]	C7630 CAP_402 m78[76A5]	C7631 CAP_402 m78[76C7]	C7632 CAP_402 m78[76C2]	C7640 CAP_1206-1 m78[76D6]	C7641 CAP_1206-1 m78[76D6]	C7642 CAP_1206-1 m78[76D6]	C7643 CAP_1206-1 m78[76D6]	C7650 CAP_805 m78[76B7]	C7651 CAP_P_CASE-D3L m78[76B8]	C7652 CAP_P_CASE-D3L m78[76B8]	C7661 CAP_402 m78[76B3]	C7662 CAP_402 m78[76C4]	C7664 CAP_402 m78[76C3]	C7665 CAP_402 m78[76B4]	C7666 CAP_402 m78[76B3]	C7668 CAP_402 m78[76B2]	C7669 CAP_402 m78[76B2]	C7670 CAP_402 m78[76B4]	C7680 CAP_1206-1 m78[76D3]	C7681 CAP_1206-1 m78[76D4]	C7682 CAP_P_SM-1 m78[76D4]	C7689 CAP_402 m78[76B4]	C7690 CAP_805 m78[76B2]	C7691 CAP_P_CASE-D3L m78[76B1]	C7692 CAP_P_CASE-D3L m78[76B1]	C7693 CAP_P_CASE-D3L m78[76B1]																																														
C	C7700 CAP_805 m78[77C6]	C7701 CAP_402 m78[77C5]	C7702 CAP_402 m78[77B3]	C7705 CAP_805 m78[77B3]	C7706 CAP_805 m78[77B3]	C7707 CAP_805 m78[77B3]	C7710 CAP_805 m78[77D6]	C7712 CAP_402 m78[77D4]	C7715 CAP_805 m78[77D3]	C7800 CAP_402 m78[78D4]	C7801 CAP_402 m78[78D4]	C7810 CAP_402 m78[78D6]	C7811 CAP_402 m78[78D7]	C7850 CAP_402 m78[78C4]	C7851 CAP_402 m78[78C4]	C7890 CAP_805 m78[78D2]	C7891 CAP_402 m78[78D2]	C7895 CAP_402 m78[78B7]	C7896 CAP_402 m78[78A6]	C7899 CAP_402 m78[78B6]	C8400 CAP_P_SM-LF m78[84C5]	C8401 CAP_805 m78[84C7]	C8420 CAP_402 m78[84C7]	C8421 CAP_402 m78[84C7]	C8422 CAP_402 m78[84C7]	C8423 CAP_402 m78[84C7]	C8424 CAP_402 m78[84B7]	C8425 CAP_402 m78[84B7]	C8426 CAP_402 m78[84B7]	C8427 CAP_402 m78[84B7]	C8428 CAP_402 m78[84B7]	C8429 CAP_402 m78[84B7]	C8430 CAP_402 m78[84B7]	C8431 CAP_402 m78[84B7]	C8432 CAP_402 m78[84B7]	C8433 CAP_402 m78[84B7]	C8434 CAP_402 m78[84B7]	C8435 CAP_402 m78[84B7]	C8436 CAP_402 m78[84B7]	C8437 CAP_402 m78[84B7]	C8438 CAP_402 m78[84B7]	C8439 CAP_402 m78[84B7]	C8440 CAP_402 m78[84B7]	C8441 CAP_402 m78[84A7]	C8442 CAP_402 m78[84A7]	C8443 CAP_402 m78[84A7]	C8444 CAP_402 m78[84A7]	C8445 CAP_402 m78[84A7]	C8446 CAP_402 m78[84A7]	C8447 CAP_402 m78[84A7]	C8448 CAP_402 m78[84A7]	C8449 CAP_402 m78[84A7]	C8450 CAP_402 m78[84A7]	C8451 CAP_402 m78[84A7]	C8500 CAP_805 m78[85A5]	C8570 CAP_402 m78[85D2]	C9000 CAP_603-1 m78[90C7]	C9001 CAP_402 m78[90C5]	C9010 CAP_402 m78[90A8]	C9020 CAP_1210 m78[90C5]	C9130 CAP_402 m78[91B7]	C9131 CAP_805-1 m78[91B7]	C9140 CAP_402 m78[91A5]	C9141 CAP_402 m78[91B5]	C9142 CAP_402 m78[91B5]	C9143 CAP_402 m78[91A6]	C9144 CAP_402 m78[91B6]	C9145 CAP_402 m78[91B6]	C9160 CAP_402 m78[91B4]	C9161 CAP_402 m78[91B4]	C9162 CAP_402 m78[91A2]	C9163 CAP_402 m78[91A2]	C9410 CAP_603 m78[94C3]	C9411 CAP_402 m78[94D3]	C9413 CAP_402 m78[94C2]	C9414 CAP_402 m78[94C2]	C9800 CAP_805 m78[98C5]	C9801 CAP_402 m78[98C4]	C9802 CAP_402 m78[98C4]	D2185 DIODE_SCHOT_SOT23 m78[21C4]	D2186 DIODE_SCHOT_SOT23 m78[21B4]	D2702 DIODE_SCHOT_6PB_SOT-36 m78[27D8 27D8]	D2800 DIODE_SCHOT_6PB_SOT-36 m78[28D6]	D4390 DIODE_SCHOT_SOT23 m78[43A6]	D4600 DIODE_SCHOT_3P_A_SC-75 m78[46C2]	D4601 DIODE_SCHOT_3P_A_SC-75 m78[46B5]	D4602 DIODE_SCHOT_3P_A_SC-75 m78[46A5]	D5350 DIODE_3P_2NC_SOT23-L m78[53C2]	D5600 DIODE_SOT23 m78[56C4]	D5601 DIODE_SOT23 m78[56B4]	D5700 DIODE_SOT23 m78[57C4]	D7100 DIODE_SCHOT_SMB m78[71D2]	D7101 DIODE_SCHOT_SMB m78[71B2]	D7200 DIODE_SCHOT_SMB m78[72C3]	D7300 DIODE_SCHOT_5P_TLM83 m78[73B6]	D7301 DIODE_SCHOT_SOT23 m78[73C6]	D7373 DIODE_SCHOT_5P_TLM83 m78[73B3]	D7374 DIODE_SCHOT_SOT23 m78[73C3]	D7400 DIODE_SCHOT_5P_TLM83 m78[74B6]	D7401 DIODE_SCHOT_SOT23 m78[74C6]	D7473 DIODE_SCHOT_5P_TLM83 m78[74B3]	D7474 DIODE_SCHOT_SOT23 m78[74C4]	D7520 DIODE_SCHOT_5P_TLM83 m78[75C4]	D7600 DIODE_SCHOT_5P_TLM83 m78[76B7]	D7601 DIODE_SCHOT_5P_TLM83 m78[76B2]	D7624 DIODE_SCHOT_SOD-323 m78[76C6]	D7664 DIODE_SCHOT_SOD-323 m78[76C3]	D7810 DIODE_SCHOT_SOD-123 m78[78D7]	D7890 DIODE_SCHOT_SOD-123 m78[78D2]	D9400 ZENER_CASE425 m78[94C1]	D9410 DIODE_SCHOT_SOD-123 m78[94D6]																																																											
B	DE4300 DIODE_SCHOT_SM m78[43D7]	DP4310 DIODE_DUAL_6P_SOT-36 m78[43D4 43D3]	DP4311 DIODE_DUAL_6P_SOT-36 m78[43C4 43C3]	DP4320 DIODE_DUAL_6P_SOT-36 m78[43B5 43B4]	DP4321 DIODE_DUAL_6P_SOT-36 m78[43A5 43A4]	D84599 LED_2_0X1.25MM-SM m78[45C2]	F4300 FUSE_SM m78[43D6]	F4310 FUSE_SM m78[43D6]	F9410 FUSE_805 m78[94D5]	FL4300 FILTER_4P_DLW21H-SM1 m78[43B3]	FL4310 FILTER_4P_DLW21H-SM1 m78[43B3]	J600 CON_M12RT_D2MT_TH1_M m78[6D7]	J1000 -RT-SM	J1000 MEROM_BGA-SKT-P m78[10C3 10D7]	J1000 MEROM_BGA-SKT-P m78[11D3 11D7]	J1300 CON_F60ST_D_SMI_F-ST m78[13C4]	J2800 BATTERY_2P_SM m78[28D8]	J3100 CON_F200RT_DDR2DIMM m78[31D5]	J3200 SMT_SM_F_RT-SM m78[32D5]	J3400 CON_F52RT_D2MT_SM_F-RT-SM m78[34C5]	J3900 CON_RJ45_8ANG_D3MT_T m78[39C3]	J4300 H_F-ANG-TH m78[43C2]	J4300 CON_F9ANG_1394B_D6MT m78[43C2]	J4301 TH_F-ANG-TH m78[43B2]	J4301 CON_F6ANG_S3MT_1394A m78[43B2]	J4401 TH_F-ANG-TH m78[44C4]	J4510 -ST-SM	J4510 CON_M7ST_SATA_SM_M-S m78[45D7]	J4610 T-SM	J4610 CON_F4ANG_S4MT_USB_T m78[46D1]	J4620 H_F-ANG-TH m78[46B4]	J4620 CON_F4ANG_S4MT_USB_T m78[46B4]	J4630 H_F-ANG-TH m78[46A4]	J4700 H_F-ANG-TH m78[47B5]	J4720 T-SM	J4720 CON_F10ST_D_SMA_F-ST m78[47D2]	J5010 -SM	J5010 CON_M2ST_S2MT_SM_M-S m78[50C6]	J5050 T-SM	J5050 CON_M2ST_S2MT_SM_M-S m78[50A3]	J5100 T-SM	J5100 CON_F30STSM_5047_SMI m78[51B5]	J5500 CON_M5ST_S2MT_SM_PN1 m78[55C7]	J5510 VD_M-ST-SM	J5510 CON_M2ST_S2MT_SM_M-S m78[55A7]	J5511 T-SM	J5511 CON_M2RT_S2MT_SM_M-R m78[55A5]	J5550 T-SM	J5550 CON_M3RT_S2MT_SM_M-R m78[55B7]	J5551 T-SM	J5551 CON_2RTSM_125_SM-2MT m78[55B6]	J5600 -BLK-LF	J5600 CON_M4RT_S2MT_SM_M-R m78[56D3]	J5601 T-SM	J5601 CON_M4RT_S2MT_SM_M-R m78[56B2]	J5700 T-SM	J5700 CON_48M_WRTB_85205-0 m78[57C2]	J5800 401-BLK-ST-SM	J5800 CON_M7ST_S2MT_SM_M-S m78[58C6]	J8400 T-SM	J8400 CON_F232RT_MXM_SMI_F m78[84C5]	J8400 -RT-SM	J8400 CON_F232RT_MXM_SMI_F m78[85C6]	J9002 -RT-SM	J9002 CON_F30ST_D_SM_F-ST- m78[90B7]	J9410 SM	J9410 CON_DVI_F32ST_Q2MT_S m78[94D5]	J9800 M_F-ST-SM	J9800 CON_F20RT_S2MT_SMI_F m78[98C5]	L2150 IND_0603 m78[21A7]	L2173 IND_1210 m78[21D4]	L2181 IND_0603 m78[21D2]	L2183 IND_0603 m78[21C2]	L2190 IND_0805 m78[21B3]	L2195 IND_0805 m78[21A3]	L2700 IND_0805-1 m78[27C8]	L2702 IND_0805 m78[27A7]	L2703 IND_1210 m78[27A7]	L2901 IND_0402 m78[29D7]	L2902 IND_0402 m78[29D3]	L2903 IND_0402 m78[29C7]	L3800 IND_0805-1 m78[38D7]	L3810 IND_0805-1 m78[38B6]	L4200 IND_0402-LF m78[42D5]	L4210 IND_0402-LF m78[42B2]	L4211 IND_0402-LF m78[42B2]	L4300 IND_SM m78[43D3]	L4301 IND_SM m78[43B4]	L4610 IND_SM m78[46D3]	L4612 FILTER_4P_DLW21H-SM1 m78[46D3]	L4620 IND_SM m78[46C6]	L4622 FILTER_4P_DLW21H-SM1 m78[46B6]	L4630 IND_SM m78[46B6]	L4632 FILTER_4P_DLW21H-SM1 m78[46A6]	L4700 IND_SM m78[47D6]	L4701 FILTER_4P_DLW21H-SM1 m78[47B6]	L4710 FILTER_4P_DLW21H-SM1 m78[47A6]	L5050 IND_3_8X3.8X1.5MM m78[50A4]	L7100 IND_HM56-11120-TH m78[71D2]	L7101 IND_HM56-11120-TH m78[71B2]	L7200 IND_HM56-11120-TH m78[72C3]	L7300 IND_IHLP2525EZ m78[73C7]	L7360 IND_IHLP2525EZ m78[73C2]	L7400 IND_IHLP2525EZ m78[74C7]	L7460 IND_IHLP5050-MMD12CE m78[74C2]	L7580 -SM	L7580 IND_IHLP5050-MMD12CE m78[75C3]	L7620 -SM	L7620 IND_IHLP2525EZ m78[76B7]	L7680 IND_HM56-11123-TH m78[76B2]	L7700 IND_SM-MSS5131 m78[77B4]	L7710 IND_IHLP m78[77D4]																																																										
A	L9000 IND_SM m78[90C6]	L9140 IND_0402 m78[91A5]	L9141 IND_0402 m78[91B5]	L9142 IND_0402 m78[91B5]	L9160 IND_0402 m78[91B2]	L9161 IND_0402 m78[91A2]	L9400 FILTER_4P_SM m78[94D7]	L9401 FILTER_4P_SM m78[94D7]	L9402 FILTER_4P_SM m78[94B7]	L9403 FILTER_4P_SM m78[94B7]	L9410 IND_SM-1 m78[94D4]	LED601 LED_2_0X1.25MM-SM m78[6A8]	LED602 LED_2_0X1.25MM-SM m78[6A7]	LED603 LED_2_0X1.25MM-SM m78[6A6]	LED604 LED_2_0X1.25MM-SM m78[6B7]	LED3900 LED_2_0X1.25MM-SM m78[39A7]	LED3901 LED_2_0X1.25MM-SM m78[39A7]	LED3902 LED_2_0X1.25MM-SM m78[39A7]	LED3903 LED_2_0X1.25MM-SM m78[39A6]	LED4400 LED_2_0X1.25MM-SM m78[44B5]	PP1000 PROBEPOINT_SM m78[7D7]	PP1001 PROBEPOINT_SM m78[7D7]	PP1002 PROBEPOINT_SM m78[7D7]	PP1003 PROBEPOINT_SM m78[7D7]	PP1004 PROBEPOINT_SM m78[7D7]	PP1005 PROBEPOINT_SM m78[7D7]	PP1006 PROBEPOINT_SM m78[7D7]	PP1007 PROBEPOINT_SM m78[7D7]	PP1008 PROBEPOINT_SM m78[7D7]	PP1009 PROBEPOINT_SM m78[7D7]	PP1010 PROBEPOINT_SM m78[7D7]	PP1011 PROBEPOINT_SM m78[7D7]	PP1012 PROBEPOINT_SM m78[7D7]	PP1013 PROBEPOINT_SM m78[7D7]	PP1014 PROBEPOINT_SM m78[7D7]	PP1015 PROBEPOINT_SM m78[7D7]	PP1016 PROBEPOINT_SM m78[7D7]	PP1017 PROBEPOINT_SM m78[7D7]	PP1018 PROBEPOINT_SM m78[7D7]	PP1019 PROBEPOINT_SM m78[7D7]	PP1020 PROBEPOINT_SM m78[7D7]	PP1021 PROBEPOINT_SM m78[7D7]	PP1022 PROBEPOINT_SM m78[7C7]	PP1023 PROBEPOINT_SM m78[7C7]	PP1024 PROBEPOINT_SM m78[7C7]	PP1025 PROBEPOINT_SM m78[7C7]	PP1026 PROBEPOINT_SM m78[7C7]	PP1027 PROBEPOINT_SM m78[7C7]	PP1028 PROBEPOINT_SM m78[7C7]	PP1029 PROBEPOINT_SM m78[7C7]	PP1030 PROBEPOINT_SM m78[7C7]	PP1031 PROBEPOINT_SM m78[7C7]	PP1032 PROBEPOINT_SM m78[7C7]	PP1033 PROBEPOINT_SM m78[7C7]	PP1034 PROBEPOINT_SM m78[7C7]	PP1035 PROBEPOINT_SM m78[7C7]	PP1036 PROBEPOINT_SM m78[7D6]	PP1037 PROBEPOINT_SM m78[7D6]	PP1038 PROBEPOINT_SM m78[7D6]	PP1039 PROBEPOINT_SM m78[7D6]	PP1040 PROBEPOINT_SM m78[7D6]	PP1041 PROBEPOINT_SM m78[7D6]	PP1042 PROBEPOINT_SM m78[7D6]	PP1043 PROBEPOINT_SM m78[7D6]	PP1044 PROBEPOINT_SM m78[7D6]	PP1045 PROBEPOINT_SM m78[7D6]	PP1046 PROBEPOINT_SM m78[7D6]	PP1047 PROBEPOINT_SM m78[7D6]	PP1048 PROBEPOINT_SM m78[7D6]	PP1049 PROBEPOINT_SM m78[7D6]	PP1050 PROBEPOINT_SM m78[7D6]	PP1051 PROBEPOINT_SM m78[7D6]	PP1052 PROBEPOINT_SM m78[7D6]	PP1053 PROBEPOINT_SM m78[7D6]	PP1054 PROBEPOINT_SM m78[7D6]	PP1055 PROBEPOINT_SM m78[7D6]	PP1056 PROBEPOINT_SM m78[7D6]	PP1057 PROBEPOINT_SM m78[7D6]	PP1058 PROBEPOINT_SM m78[7D6]	PP1059 PROBEPOINT_SM m78[7D6]	PP1060 PROBEPOINT_SM m78[7D6]	PP1061 PROBEPOINT_SM m78[7D6]	PP1062 PROBEPOINT_SM m78[7D6]	PP1063 PROBEPOINT_SM m78[7D6]	PP1064 PROBEPOINT_SM m78[7D6]	PP1065 PROBEPOINT_SM m78[7D6]	PP1066 PROBEPOINT_SM m78[7D6]	PP1067 PROBEPOINT_SM m78[7D6]	PP1068 PROBEPOINT_SM m78[7D6]	PP1069 PROBEPOINT_SM m78[7D6]	PP1070 PROBEPOINT_SM m78[7D6]	PP1071 PROBEPOINT_SM m78[7D6]	PP1072 PROBEPOINT_SM m78[7D6]	PP1073 PROBEPOINT_SM m78[7D6]	PP1074 PROBEPOINT_SM m78[7D6]	PP1075 PROBEPOINT_SM m78[7D6]	PP1076 PROBEPOINT_SM m78[7D6]	PP1077 PROBEPOINT_SM m78[7D6]	PP1078 PROBEPOINT_SM m78[7D6]	PP1079 PROBEPOINT_SM m78[7D6]	PP1080 PROBEPOINT_SM m78[7D6]	PP1081 PROBEPOINT_SM m78[7D6]	PP1082 PROBEPOINT_SM m78[7D6]	PP1083 PROBEPOINT_SM m78[7D6]	PP1084 PROBEPOINT_SM m78[7D6]	PP1085 PROBEPOINT_SM m78[7D6]	PP1086 PROBEPOINT_SM m78[7D6]	PP1087 PROBEPOINT_SM m78[7D6]	PP1088 PROBEPOINT_SM m78[7D6]	PP1089 PROBEPOINT_SM m78[7D6]	PP1090 PROBEPOINT_SM m78[7D6]	PP1091 PROBEPOINT_SM m78[7D6]	PP1092 PROBEPOINT_SM m78[7D6]	PP1093 PROBEPOINT_SM m78[7D6]	PP1094 PROBEPOINT_SM m78[7D6]	PP1095 PROBEPOINT_SM m78[7D6]	PP1096 PROBEPOINT_SM m78[7D6]	PP1097 PROBEPOINT_SM m78[7D6]	PP1098 PROBEPOINT_SM m78[7D6]	PP1099 PROBEPOINT_SM m78[7D6]	PP1100 PROBEPOINT_SM m78[7D6]	PP1101 PROBEPOINT_SM m78[7D6]	PP1102 PROBEPOINT_SM m78[7D6]	PP1103 PROBEPOINT_SM m78[7D6]	PP1104 PROBEPOINT_SM m78[7D6]	PP1105 PROBEPOINT_SM m78[7D6]	PP1106 PROBEPOINT_SM m78[7D6]	PP1107 PROBEPOINT_SM m78[7D6]	PP1108 PROBEPOINT_SM m78[7D6]	PP1109 PROBEPOINT_SM m78[7D6]	PP1110 PROBEPOINT_SM m78[7D6]	PP1111 PROBEPOINT_SM m78[7D6]	PP1112 PROBEPOINT_SM m78[7D6]	PP1113 PROBEPOINT_SM m78[7D6]	PP1114 PROBEPOINT_SM m78[7D6]	PP1115 PROBEPOINT_SM m78[7D6]	PP1116 PROBEPOINT_SM m78[7D6]	PP1117 PROBEPOINT_SM m78[7D6]	PP1118 PROBEPOINT_SM m78[7D6]	PP1119 PROBEPOINT_SM m78[7D6]	PP1120 PROBEPOINT_SM m78[7D6]	PP1121 PROBEPOINT_SM m78[7D6]	PP1122 PROBEPOINT_SM m78[7D6]	PP1123 PROBEPOINT_SM m78[7D6]	PP1124 PROBEPOINT_SM m78[7D6]	PP1125 PROBEPOINT_SM m78[7D6]	PP1126 PROBEPOINT_SM m78[7D6]	PP1127 PROBEPOINT_SM m78[7D6]	PP1128 PROBEPOINT_SM m78[7D6]	PP1129 PROBEPOINT_SM m78[7D6]	PP1130 PROBEPOINT_SM m78[7D6]	PP1131 PROBEPOINT_SM m78[7D6]	PP1132 PROBEPOINT_SM m78[7D6]	PP1133 PROBEPOINT_SM m78[7D6]	PP1134 PROBEPOINT_SM m78[7D6]	PP1135 PROBEPOINT_SM m78[7D6]	PP1136 PROBEPOINT_SM m78[7D6]	PP1137 PROBEPOINT_SM m78[7D6]	PP1138 PROBEPOINT_SM m78[7D6]	PP1139 PROBEPOINT_SM m78[7D6]	PP1140 PROBEPOINT_SM m78[7D6]	PP1141 PROBEPOINT_SM m78[7D6]	PP1142 PROBEPOINT_SM m78[7D6]	PP1143 PROBEPOINT_SM m78[7D6]	PP1144 PROBEPOINT_SM m78[7D6]	PP1145 PROBEPOINT_SM m78[7D6]	PP1146 PROBEPOINT_SM m78[7D6]	PP1147 PROBEPOINT_SM m78[7D6]	PP1148 PROBEPOINT_SM m78[7D6]	PP1149 PROBEPOINT_SM m

	8	7	6	5	4	3	2	1				
D	PP1468	PROBEPOINT_SM	m78[7B6]	Q7400	TRA_FDM59620S_MLP	m78[74C6]	R2314	RES_402	m78[23C7]	R3098	RES_402	m78[30B4]
	PP1469	PROBEPOINT_SM	m78[7B6]	Q7460	TRA_FDM6296_MICROFET	m78[74C3]	R2315	RES_402	m78[23C7]	R3100	RES_402	m78[31D2]
	PP1470	PROBEPOINT_SM	m78[7A6]				R2316	RES_402	m78[23B7]	R3101	RES_402	m78[31C2]
	PP1471	PROBEPOINT_SM	m78[7A6]	Q7461	TRA_FDM6296_MICROFET	m78[74C3]	R2400	RES_402	m78[24C7]	R3140	RES_402	m78[31A3]
	PP1472	PROBEPOINT_SM	m78[7A6]				R2401	RES_402	m78[24C7]	R3141	RES_402	m78[31A3]
	PP1473	PROBEPOINT_SM	m78[7A6]	Q7520	TRA_MOSFET_NCHN_5P1_	m78[75D4]	R2402	RES_402	m78[24C7]	R3200	RES_402	m78[32C2]
	PP1474	PROBEPOINT_SM	m78[7A6]				R2403	RES_402	m78[24C7]	R3201	RES_402	m78[32C2]
	PP1475	PROBEPOINT_SM	m78[7A6]	Q7521	TRA_MOSFET_NCHN_5P2_	m78[75C4]	R2404	RES_402	m78[24C7]	R3240	RES_402	m78[32A3]
	PP1476	PROBEPOINT_SM	m78[7A6]				R2405	RES_402	m78[24B6]	R3241	RES_402	m78[32A3]
	PP1477	PROBEPOINT_SM	m78[7A6]	Q7603	TRA_2N7002_SOT23-LF	m78[76A6]	R2406	RES_402	m78[24B6]	R3300	RES_402	m78[33D5]
PP1478	PROBEPOINT_SM	m78[7A6]	Q7620	TRA_FDM59620S_MLP	m78[76C7]	R2407	RES_402	m78[24C6]	R3301	RES_402	m78[33D5]	
PP1479	PROBEPOINT_SM	m78[7A6]	Q7640	TRA_SINGLE_MOSFET_PC	m78[53B7]	R2408	RES_402	m78[24C6]	R3302	RES_402	m78[33D5]	
PP1480	PROBEPOINT_SM	m78[7A6]				R2409	RES_402	m78[24C6]	R3303	RES_402	m78[33D5]	
PP1481	PROBEPOINT_SM	m78[7A6]	Q7660	TRA_MOSFET_NCHN_5P1_	m78[76C3]	R2413	RES_402	m78[24C3]	R3304	RES_402	m78[33C5]	
PP1482	PROBEPOINT_SM	m78[7A6]				R2414	RES_402	m78[24B3]	R3305	RES_402	m78[33C5]	
PP1483	PROBEPOINT_SM	m78[7A6]	Q7661	TRA_MOSFET_NCHN_5P2_	m78[76B3]	R2415	RES_402	m78[24B5]	R3400	RES_402	m78[34C7]	
PP1484	PROBEPOINT_SM	m78[7A6]				R2423	RES_402	m78[24A3]	R3401	RES_402	m78[34C7]	
PP1485	PROBEPOINT_SM	m78[7A6]	Q7800	TRA_IRF7410_SO-8	m78[78D4]	R2424	RES_402	m78[24A3]	R3410	RES_402	m78[34A5]	
PP1486	PROBEPOINT_SM	m78[7A6]	Q7801	TRA_SINGLE_MOSFET_NC	m78[78D5]	R2425	RES_402	m78[24A3]	R3720	RES_402	m78[37C6]	
PP1487	PROBEPOINT_SM	m78[7A6]				R2426	RES_402	m78[24A3]	R3740	RES_402	m78[37B7]	
PP1488	PROBEPOINT_SM	m78[7A6]	Q7810	TRA_IRF7410_SO-8	m78[78D7]	R2427	RES_402	m78[24A3]	R3741	RES_402	m78[37B7]	
PP1489	PROBEPOINT_SM	m78[7A6]	Q7811	TRA_SINGLE_MOSFET_NC	m78[78D8]	R2428	RES_402	m78[24A3]	R3742	RES_402	m78[37B6]	
PP1490	PROBEPOINT_SM	m78[7A6]				R2429	RES_402	m78[24A3]	R3743	RES_402	m78[37B6]	
PP1491	PROBEPOINT_SM	m78[7A6]	Q7850	TRA_IRF7410_SO-8	m78[78C4]	R2430	RES_402	m78[24A3]	R3744	RES_402	m78[37B6]	
PP1492	PROBEPOINT_SM	m78[7A6]	Q7851	TRA_SINGLE_MOSFET_NC	m78[78C5]	R2431	RES_402	m78[24A3]	R3745	RES_402	m78[37B5]	
PP1493	PROBEPOINT_SM	m78[7A6]				R2432	RES_402	m78[24A3]	R3746	RES_402	m78[37B5]	
PP1500	PROBEPOINT_SM	m78[7C7]	Q7890	TRA_MOSFET_PCHN_5P1_	m78[78D2]	R2433	RES_402	m78[24A3]	R3747	RES_402	m78[37B5]	
PP2101	PROBEPOINT_SM	m78[7C7]				R2436	RES_402	m78[24A3]	R3760	RES_402	m78[37C2]	
PP2102	PROBEPOINT_SM	m78[7C7]	Q7891	TRA_SINGLE_MOSFET_NC	m78[78C2]	R2437	RES_402	m78[24A3]	R3765	RES_402	m78[37B2]	
PP2103	PROBEPOINT_SM	m78[7B7]				R2438	RES_402	m78[24A3]	R3780	RES_402	m78[37B2]	
PP2104	PROBEPOINT_SM	m78[7B7]	Q7892	TRA_2N7002DW_SOT-363	m78[78C2 78C1]	R2439	RES_402	m78[24A3]	R3781	RES_402	m78[37B2]	
PP2105	PROBEPOINT_SM	m78[7B7]	Q7895	TRA_MOSFET_NCHN_5P_S	m78[78B6]	R2440	RES_402	m78[24A3]	R3801	RES_402	m78[38C6]	
PP2106	PROBEPOINT_SM	m78[7B7]				R2441	RES_402	m78[24A3]	R3811	RES_402	m78[38A5]	
PP2107	PROBEPOINT_SM	m78[7B7]	Q7896	TRA_2N7002_SOT23-LF	m78[78A7]	R2442	RES_402	m78[24A3]	R3820	RES_603	m78[38B8]	
PP2108	PROBEPOINT_SM	m78[7B7]	Q7897	TRA_SINGLE_MOSFET_NC	m78[78A6]	R2500	RES_402	m78[25D7]	R3821	RES_603	m78[38B8]	
PP2109	PROBEPOINT_SM	m78[7B7]				R2502	RES_402	m78[25D7]	R3880	RES_402	m78[38D3]	
PP2110	PROBEPOINT_SM	m78[7B7]	Q9000	TRA_13443DV_T50P-LF	m78[90C7]	R2504	RES_402	m78[25D6]	R3890	RES_402	m78[38C5]	
PP2111	PROBEPOINT_SM	m78[7B7]	Q9001	TRA_2N7002_SOT23-LF	m78[90B7]	R2505	RES_402	m78[25D6]	R3900	RES_805	m78[39D7]	
PP2112	PROBEPOINT_SM	m78[7B7]	Q9411	TRA_2N7002DW_SOT-363	m78[94D2 94C2]	R2506	RES_402	m78[25D6]	R3901	RES_603	m78[39A7]	
PP2113	PROBEPOINT_SM	m78[7B7]	R600	RES_402	m78[6A7]	R2507	RES_402	m78[25D6]	R3902	RES_603	m78[39A7]	
PP2114	PROBEPOINT_SM	m78[7B7]	R602	RES_402	m78[6A8]	R2510	RES_402	m78[25D6]	R3903	RES_603	m78[39A7]	
PP2115	PROBEPOINT_SM	m78[7B7]	R604	RES_402	m78[6B7]	R2511	RES_402	m78[25A8]	R3904	RES_603	m78[39A6]	
PP2116	PROBEPOINT_SM	m78[7B7]	R605	RES_603	m78[6A6]	R2512	RES_402	m78[25A8]	R3910	RES_402	m78[39B5]	
PP2117	PROBEPOINT_SM	m78[7B7]	R610	RES_402	m78[6D6]	R2514	RES_402	m78[25A7]	R3911	RES_402	m78[39B5]	
PP2118	PROBEPOINT_SM	m78[7B7]	R1002	RES_402	m78[10D5]	R2515	RES_402	m78[25A7]	R3912	RES_402	m78[39B4]	
PP2119	PROBEPOINT_SM	m78[7B7]	R1003	RES_402	m78[10C5]	R2516	RES_402	m78[25A7]	R3913	RES_402	m78[39B4]	
PP2120	PROBEPOINT_SM	m78[7B7]	R1004	RES_402	m78[10C5]	R2523	RES_402	m78[25C2]	R4000	RES_402	m78[40B6]	
PP2121	PROBEPOINT_SM	m78[7A7]	R1005	RES_402	m78[10B5]	R2524	RES_402	m78[25C2]	R4001	RES_402	m78[40C7]	
PP2122	PROBEPOINT_SM	m78[7A7]	R1006	RES_402	m78[10B5]	R2525	RES_402	m78[25C2]	R4002	RES_402	m78[40C7]	
PP2123	PROBEPOINT_SM	m78[7A7]	R1007	RES_402	m78[10A4]	R2526	RES_402	m78[25C2]	R4010	RES_402	m78[40C2]	
PP2124	PROBEPOINT_SM	m78[7A7]	R1012	RES_402	m78[10A4]	R2527	RES_402	m78[25B2]	R4011	RES_402	m78[40B2]	
PP2125	PROBEPOINT_SM	m78[7A7]	R1016	RES_402	m78[10B1]	R2528	RES_402	m78[25B2]	R4012	RES_402	m78[40B2]	
PP2126	PROBEPOINT_SM	m78[7A7]	R1017	RES_402	m78[10B1]	R2529	RES_402	m78[25B2]	R4013	RES_402	m78[40C2]	
PP2127	PROBEPOINT_SM	m78[7A7]	R1018	RES_402	m78[10B1]	R2530	RES_402	m78[25B4]	R4080	RES_402	m78[40B8]	
PP2128	PROBEPOINT_SM	m78[7A7]	R1019	RES_402	m78[10B1]	R2531	RES_402	m78[25B4]	R4090	RES_402	m78[40B6]	
PP2129	PROBEPOINT_SM	m78[7A7]	R1020	RES_402	m78[10B7]	R2532	RES_402	m78[25D3]	R4200	RES_402	m78[42C7]	
PP2130	PROBEPOINT_SM	m78[7A7]	R1021	RES_402	m78[10B7]	R2533	RES_402	m78[25D3]	R4250	RES_402	m78[42D2]	
PP2131	PROBEPOINT_SM	m78[7A7]	R1022	RES_402	m78[10A7]	R2534	RES_402	m78[25D2]	R4251	RES_402	m78[42D2]	
PP2132	PROBEPOINT_SM	m78[7B7]	R1023	RES_402	m78[10A7]	R2535	RES_402	m78[25D3]	R4252	RES_402	m78[42D2]	
PP2133	PROBEPOINT_SM	m78[7B7]	R1024	RES_402	m78[10A7]	R2536	RES_402	m78[25A4]	R4260	RES_402	m78[42C3]	
PP3700	PROBEPOINT_SM	m78[7D5]	R1030	RES_402	m78[10A4]	R2544	RES_402	m78[25A4]	R4261	RES_402	m78[42C2]	
PP3701	PROBEPOINT_SM	m78[7D5]	R1100	RES_402	m78[11B5]	R2545	RES_402	m78[25A4]	R4262	RES_402	m78[42C2]	
PP3702	PROBEPOINT_SM	m78[7D5]	R1101	RES_402	m78[11A5]	R2546	RES_402	m78[25A4]	R4300	RES_2512	m78[43D7]	
PP3703	PROBEPOINT_SM	m78[7D5]	R1290	RES_402	m78[12C2]	R2547	RES_402	m78[25D6]	R4301	RES_2512	m78[43D7]	
PP3704	PROBEPOINT_SM	m78[7D5]	R1291	RES_402	m78[12C2]	R2550	RES_402	m78[25D7]	R4302	RES_805	m78[43D7]	
PP4000	PROBEPOINT_SM	m78[7D5]	R1292	RES_402	m78[12C2]	R2551	RES_402	m78[25D7]	R4335	RES_402	m78[43B2]	
PP4001	PROBEPOINT_SM	m78[7D5]	R1293	RES_402	m78[12C2]	R2552	RES_402	m78[25D7]	R4350	RES_402	m78[43C7]	
PP4002	PROBEPOINT_SM	m78[7D5]	R1294	RES_402	m78[12C2]	R2553	RES_402	m78[25D7]	R4351	RES_402	m78[43C7]	
PP4003	PROBEPOINT_SM	m78[7D5]	R1295	RES_402	m78[12C2]	R2596	RES_402	m78[25A4]	R4352	RES_402	m78[43B7]	
PP4004	PROBEPOINT_SM	m78[7D5]	R1296	RES_402	m78[12C2]	R2597	RES_402	m78[25A4]	R4353	RES_402	m78[43B7]	
PP4900	PROBEPOINT_SM	m78[7C5]	R1303	RES_402	m78[13B2]	R2598	RES_402	m78[25A4]	R4354	RES_402	m78[43B7]	
PP4901	PROBEPOINT_SM	m78[7C5]	R1315	RES_402	m78[13C6]	R2700	RES_603	m78[27A8]	R4360	RES_402	m78[43C7]	
PP4902	PROBEPOINT_SM	m78[7C5]	R1330	RES_402	m78[13C5]	R2701	RES_402	m78[27D8]	R4361	RES_402	m78[43C7]	
PP4903	PROBEPOINT_SM	m78[7C5]	R1331	RES_402	m78[13C5]	R2702	RES_402	m78[27D8]	R4362	RES_402	m78[43B7]	
PP4904	PROBEPOINT_SM	m78[7C5]	R1339	RES_402	m78[13C7]	R2710	RES_402	m78[27B2]	R4363	RES_402	m78[43B7]	
Q610	TRA_2N7002_SOT23-LF	m78[6A8]	R1410	RES_402	m78[14B6]	R2735	RES_402	m78[27A8]	R4390	RES_402	m78[43A7]	
Q3800	TRA_PBS5540E_SOT223	m78[38C5]	R1411	RES_402	m78[14A6]	R2800	RES_402	m78[28D5]	R4400	RES_402	m78[44C5]	
Q3810	TRA_PBS5540E_SOT223	m78[38A4]	R1415	RES_402	m78[14A6]	R2803	RES_402	m78[28A6]	R4403	RES_402	m78[44C5]	
Q4200	TRA_BCP69_SOT223-4	m78[42B6]	R1420	RES_402	m78[14B6]	R2806	RES_402	m78[28D6]	R4451	RES_402	m78[44C5]	
Q4600	TRA_2N7002_SOT23-LF	m78[46C8]	R1421	RES_402	m78[14B6]	R2807	RES_402	m78[28D7]	R4453	RES_402	m78[44C4]	
Q5050	TRA_DUAL_MMDT3906_SO	m78[50A6 50A7]	R1425	RES_402	m78[14A7]	R2809	RES_402	m78[28C7]	R4457	RES_402	m78[44B6]	
Q5052	TRA_2N7002_SOT23-LF	m78[50A8]	R1426	RES_402	m78[14A7]	R2810	RES_402	m78[28C7]	R4458	RES_402	m78[44B5]	
Q5077	TRA_DUAL_MMDT3904_SO	m78[50D1 50D2]	R1510	RES_402	m78[15D3]	R2850	RES_402	m78[28B1]	R4459	RES_402	m78[44B5]	
Q5095	TRA_2N7002DW_SOT-363	m78[50C2 50C2]	R1610	RES_402	m78[16C2]	R2881	RES_402	m78[28D2]	R4590	RES_402	m78[45B1]	
Q5190	TRA_DUAL_MMDT3904_SO	m78[51B3 51C4]	R1611	RES_402	m78[16C2]	R2883	RES_402	m78[28D2]	R4599	RES_603	m78[45C2]	
Q5339	TRA_2N7002_SOT23-LF	m78[53B7]	R1620	RES_402	m78[16C1]	R2885	RES_402	m78[28D2]	R4600	RES_402	m78[45B1]	
Q												



	8	7	6	5	4	3	2	1			
D	R5055	RES_402	m78[50A3]	R7104	RES_402	m78[71C1]	R7850	RES_402	m78[78C5]	U7056	MC74VHC1G08_SOT23-5- m78[70C2]
	R5056	RES_402	m78[50A3]	R7105	RES_402	m78[71B2]	R7851	RES_402	m78[78C5]	U7100	ISL6260C_QFN m78[71C6]
	R5057	RES_402	m78[50A6]	R7106	RES_603	m78[71B2]	R7870	RES_402	m78[78B7]	U7101	ISL6208_QFN m78[71D5]
	R5058	RES_402	m78[50A5]	R7107	RES_402	m78[71B1]	R7871	RES_402	m78[78B7]	U7102	ISL6208_QFN m78[71C5]
	R5059	RES_402	m78[50A4]	R7108	RES_402	m78[71C8]	R7888	RES_402	m78[78C1]	U7201	ISL6208_QFN m78[72C7]
	R5070	RES_402	m78[50D2]	R7109	RES_402	m78[71B7]	R7889	RES_402	m78[78C2]	U7300	ISL6539_SSOP m78[73C5]
	R5071	RES_402	m78[50D3]	R7110	RES_402	m78[71B7]	R7891	RES_402	m78[78D3]	U7400	ISL6539_SSOP m78[74C5]
	R5078	RES_402	m78[50D1]	R7111	RES_402	m78[71B8]	R7892	RES_402	m78[78D2]	U7500	ISL6269_QFN m78[75D6]
	R5080	RES_402	m78[50B1]	R7112	RES_402	m78[71D7]	R7893	RES_402	m78[78D3]	U7501	SN74LVC1G07_SCT0 m78[75D8]
	R5082	RES_402	m78[50B1]	R7114	RES_402	m78[71B7]	R7894	RES_805	m78[78D1]	U7550	LREG_B3D353FVM_MSOP- m78[75B4]
C	R5083	RES_402	m78[50A1]	R7115	RES_402	m78[71B4]	R7895	RES_402	m78[78A7]	U7600	LTC3728L_QFN m78[76C5]
	R5084	RES_402	m78[50A1]	R7116	RES_402	m78[71B4]	R7896	RES_402	m78[78A6]	U7601	COMPARATOR_LM339A_SOI m78[76D6 76A7]
	R5086	RES_402	m78[50A1]	R7117	RES_402	m78[71B5]	R7897	RES_402	m78[78B6]	-1-LF	
	R5087	RES_402	m78[50B1]	R7118	RES_402	m78[71B5]	R7898	RES_402	m78[78B6]	U7710	TPS62050_MSOP m78[77D5]
	R5088	RES_402	m78[50A1]	R7119	RES_402	m78[71C8]	R8500	RES_402	m78[85C7]	U7750	TPS62510_B0A m78[77B4]
	R5090	RES_402	m78[50B1]	R7120	RES_402	m78[71D7]	R8501	RES_402	m78[85C5]	U8570	EEPROM_M24C02_S08 m78[85D2]
	R5091	RES_402	m78[50B1]	R7121	RES_402	m78[71D7]	R8502	RES_402	m78[85C7]	U9130	VIDEO_TS3V330_S0P m78[91B7]
	R5092	RES_402	m78[50B1]	R7122	RES_402	m78[71A4]	R8503	RES_402	m78[85A4]	U9160	74LVC1G125LF_SOT23-5 m78[91B4]
	R5093	RES_402	m78[50B1]	R7123	RES_402	m78[71A4]	R8505	RES_402	m78[85B4]	U9161	74LVC1G125LF_SOT23-5 m78[91A4]
	R5094	RES_402	m78[50B1]	R7126	THERMISTOR_402	m78[71C8]	R8570	RES_402	m78[85D3]	VR5065	VREF_REF3133_SOT23-3 m78[50B8]
B	R5096	RES_402	m78[50B1]	R7127	RES_402	m78[71C7]	R9000	RES_402	m78[90C8]	XW4900	SHORT_SM m78[49C2]
	R5190	RES_402	m78[51B2]	R7130	RES_402	m78[71B4]	R9001	RES_402	m78[90C7]	XW5309	SHORT_SM m78[53D7]
	R5191	RES_402	m78[51C3]	R7131	THERMISTOR_0603-LF	m78[71B4]	R9002	RES_805	m78[90C8]	XW5350	SHORT_SM m78[53C3]
	R5192	RES_402	m78[51C4]	R7140	RES_603	m78[71B1]	R9003	RES_805	m78[90C8]	XW5500	SHORT_SM m78[55A4]
	R5200	RES_402	m78[52D7]	R7141	RES_603	m78[71C1]	R9070	RES_402	m78[90B7]	XW5501	SHORT_SM m78[55A4]
	R5201	RES_402	m78[52D7]	R7142	RES_402	m78[71D4]	R9074	RES_402	m78[90B2]	XW5502	SHORT_SM m78[55A4]
	R5230	RES_402	m78[52A7]	R7143	RES_402	m78[71C4]	R9075	RES_402	m78[90B2]	XW5503	SHORT_SM m78[55A4]
	R5231	RES_402	m78[52A7]	R7144	RES_402	m78[71D6]	R9090	RES_805	m78[90C5]	XW5504	SHORT_SM m78[55A4]
	R5250	RES_402	m78[52D4]	R7197	RES_402	m78[71C7]	R9099	RES_402	m78[90C8]	XW5505	SHORT_SM m78[55A4]
	R5251	RES_402	m78[52D4]	R7200	RES_402	m78[72C3]	R9140	RES_402	m78[91A6]	XW7100	SHORT_SM m78[71A6]
A	R5260	RES_402	m78[52C4]	R7201	RES_603	m78[72B3]	R9141	RES_402	m78[91B6]	XW7101	SHORT_SM m78[71B2]
	R5261	RES_402	m78[52C4]	R7203	RES_1206	m78[72C3]	R9142	RES_402	m78[91B6]	XW7102	SHORT_SM m78[71B1]
	R5270	RES_402	m78[52D2]	R7204	RES_402	m78[72C2]	R9160	RES_402	m78[91B3]	XW7103	SHORT_SM m78[71D2]
	R5271	RES_402	m78[52D2]	R7241	RES_603	m78[72C2]	R9161	RES_402	m78[91A3]	XW7104	SHORT_SM m78[71D1]
	R5280	RES_402	m78[52C2]	R7250	RES_402	m78[72C5]	R9400	RES_402	m78[94D7]	XW7203	SHORT_SM m78[72C3]
	R5281	RES_402	m78[52C2]	R7300	RES_402	m78[73B7]	R9402	RES_402	m78[94D7]	XW7204	SHORT_SM m78[72C2]
	R5290	RES_402	m78[52B2]	R7301	RES_402	m78[73B7]	R9403	RES_402	m78[94D7]	XW7300	SHORT_SM m78[73B4]
	R5291	RES_402	m78[52B2]	R7306	RES_1206	m78[73C7]	R9404	RES_402	m78[94C7]	XW7400	SHORT_SM m78[74B4]
	R5309	RES_402	m78[53D7]	R7310	RES_1206	m78[73A3]	R9405	RES_402	m78[94C7]	XW7500	SHORT_SM m78[75C5]
	R5339	RES_402	m78[53B7]	R7311	RES_1206	m78[73A3]	R9408	RES_402	m78[94C7]	XW7600	SHORT_SM m78[76A5]
R5340	RES_402	m78[53A8]	R7312	RES_1206	m78[73A3]	R9409	RES_402	m78[94C7]	Y2800	CRYSTAL_4PIN_SM-LF m78[28C7]	
R5341	RES_402	m78[53B7]	R7313	RES_1206	m78[73A3]	R9410	RES_402	m78[94D2]	Y2901	CRYSTAL_5X3.2-SM m78[29C6]	
R5342	RES_402	m78[53B7]	R7321	RES_402	m78[73C5]	R9411	RES_402	m78[94D2]	Y3750	CRYSTAL_SM-3-LF m78[37B5]	
R5343	RES_1206	m78[53B5]	R7323	RES_402	m78[73B5]	R9412	RES_402	m78[94D2]	Y4000	CRYSTAL_Bc49-USMD m78[40B7]	
R5350	RES_2512-1	m78[53C3]	R7331	RES_402	m78[73C5]	R9413	RES_402	m78[94C2]	Y5020	CRYSTAL_SM-4 m78[50C8]	
R5351	RES_402	m78[53C3]	R7336	RES_1206	m78[73C2]	R9414	RES_402	m78[94C2]	ZH500	HOLE_VIA m78[7C1]	
R5352	RES_402	m78[53C2]	R7361	RES_402	m78[73C3]	R9415	RES_402	m78[94B7]	ZH501	HOLE_VIA m78[7C1]	
R5353	RES_402	m78[53D3]	R7371	RES_402	m78[73C3]	R9420	RES_402	m78[94D3]	ZH502	HOLE_VIA m78[7C1]	
R5354	RES_402	m78[53D3]	R7382	RES_402	m78[73C4]	R9421	RES_402	m78[94D1]	ZH503	HOLE_VIA m78[7C1]	
R5355	RES_402	m78[53D3]	R7383	RES_402	m78[73B4]	R9422	RES_402	m78[94C2]	ZH504	HOLE_VIA m78[7B1]	
R5370	RES_402	m78[53C7]	R7384	RES_402	m78[73B4]	RP3300	RP4K4F_SM-LF	m78[33C4 33C4 33C4 33C4]	ZH505	HOLE_VIA m78[7B1]	
R5500	RES_402	m78[55B2]	R7390	RES_402	m78[73B2]	RP3305	RP4K4F_SM-LF	m78[33B4 33C4 33C4 33C4]	ZH506	HOLE_VIA m78[7B1]	
R5501	RES_402	m78[55A2]	R7391	RES_402	m78[73B2]	RP3310	RP4K4F_SM-LF	m78[33D4 33A4 33A4 33A4]	ZH507	HOLE_VIA m78[7B1]	
R5510	RES_402	m78[55B3]	R7400	RES_402	m78[74B7]	RP3330	RP4K4F_SM-LF	m78[33D4 33B4 33B4 33B4]	ZH508	HOLE_VIA m78[7B1]	
R5511	RES_402	m78[55B3]	R7401	RES_402	m78[74B7]	RP3334	RP4K4F_SM-LF	m78[33B4 33B4 33B4 33B4]	ZH509	HOLE_VIA m78[7B1]	
R5512	RES_402	m78[55B3]	R7406	RES_1206	m78[74C7]	RP3338	RP4K4F_SM-LF	m78[33A4 33B4 33B4 33A4]	ZH510	HOLE_VIA m78[7C1]	
R5570	RES_402	m78[55D5]	R7421	RES_402	m78[74C5]	RP3342	RP4K4F_SM-LF	m78[33B4 33C4 33C4 33C4]	ZH511	HOLE_VIA m78[7C1]	
R5600	RES_402	m78[56C7]	R7423	RES_402	m78[74B5]	RP3346	RP4K4F_SM-LF	m78[33D4 33C4 33B4 33C4]	ZH512	HOLE_VIA m78[7C1]	
R5601	RES_402	m78[56A7]	R7431	RES_402	m78[74C5]	RP3350	RP4K4F_SM-LF	m78[33B4 33A4 33B4 33B4]	ZH513	HOLE_VIA m78[7C1]	
R5602	RES_1206	m78[56D6]	R7456	RES_1206	m78[74C2]	RP3354	RP4K4F_SM-LF	m78[33B4 33A4 33A4 33B4]	ZH514	HOLE_VIA m78[7B1]	
R5603	RES_805	m78[56D5]	R7461	RES_402	m78[74C4]	RP3358	RP4K4F_SM-LF	m78[33C4 33C4 33C4 33C4]	ZH515	HOLE_VIA m78[7B1]	
R5605	RES_805	m78[56D5]	R7471	RES_402	m78[74C3]	RP3362	RP4K4F_SM-LF	m78[33A4 33C4 33D4 33A4]	ZH516	HOLE_VIA m78[7B1]	
R5606	RES_402	m78[56D6]	R7483	RES_402	m78[74B4]	S5000	SWI_TACT_4SM_EVOPH_S	m78[50D8]	ZH517	HOLE_VIA m78[7B1]	
R5607	RES_805	m78[56B5]	R7490	RES_402	m78[74B2]	M-LF			ZH518	HOLE_VIA m78[7B1]	
R5609	RES_805	m78[56B5]	R7491	RES_402	m78[74B2]	S5010	SWI_TACT_4SM_EVOPH_S	m78[50C7]	ZH519	HOLE_VIA m78[7B1]	
R5610	RES_1206	m78[56B6]	R7500	RES_402	m78[75D5]	M-LF			ZH520	HOLE_VIA m78[7C1]	
R5611	RES_402	m78[56B6]	R7501	RES_402	m78[75C2]	SC0700	SPRING_CLIP_IP_EMI_C	m78[7B6]	ZH521	HOLE_VIA m78[7C1]	
R5698	RES_402	m78[56A7]	R7504	RES_402	m78[75D7]	LIP-SM1			ZH522	HOLE_VIA m78[7C1]	
R5699	RES_402	m78[56C7]	R7505	RES_402	m78[75C7]	SC0701	SPRING_CLIP_IP_EMI_C	m78[7B5]	ZH523	HOLE_VIA m78[7C1]	
R5700	RES_402	m78[57C7]	R7506	RES_402	m78[75C7]	LIP-SM1			ZH524	HOLE_VIA m78[7B1]	
R5701	RES_805	m78[57D5]	R7507	RES_402	m78[75D5]	SC0702	SPRING_CLIP_IP_EMI_C	m78[7B5]	ZH525	HOLE_VIA m78[7B1]	
R5703	RES_805	m78[57D5]	R7508	RES_402	m78[75C7]	LIP-SM1			ZH526	HOLE_VIA m78[7B1]	
R5704	RES_1206	m78[57D5]	R7510	RES_402	m78[75C4]	SDF0717	PCB_STANDOFF	m78[7A3]	ZH527	HOLE_VIA m78[7B1]	
R5705	RES_402	m78[57D6]	R7521	RES_402	m78[75C1]	SDF0721	PCB_STANDOFF	m78[7A3]	ZH528	HOLE_VIA m78[7B1]	
R5797	RES_402	m78[57C8]	R7522	RES_402	m78[75C1]	SDF0726	HSK_RUT_TH	m78[7A6]	ZH529	HOLE_VIA m78[7B1]	
R6100	RES_402	m78[61C5]	R7539	RES_402	m78[75D6]	SDF0727	HSK_RUT_TH	m78[7A5]	ZH0700	MTGHOLE m78[7A5]	
R6101	RES_402	m78[61C5]	R7551	RES_402	m78[75B5]	SDF0750	PCB_STANDOFF	m78[7A3]	ZH0701	MTGHOLE m78[7A5]	
R6114	RES_402	m78[61B4]	R7556	RES_1206	m78[75C3]	SDF0751	PCB_STANDOFF	m78[7A2]	ZH0702	MTGHOLE m78[7A4]	
R6190	RES_402	m78[61B6]	R7600	RES_402	m78[76C5]	SDF3400	PCB_STANDOFF	m78[34A5]	ZH0703	MTGHOLE m78[7A4]	
R6191	RES_402	m78[61B6]	R7601	RES_402	m78[76A7]	SDF4400	PCB_STANDOFF	m78[44D4]	ZH0711	MTGHOLE m78[7A6]	
R6193	RES_402	m78[61B3]	R7602	RES_402	m78[76A7]	SDF4401	PCB_STANDOFF	m78[44A4]	ZH0712	MTGHOLE m78[7A5]	
R7000	RES_402	m78[70D8]	R7603	RES_402	m78[76A3]	SDF4720	PCB_STANDOFF	m78[47D2]	ZH0714	MTGHOLE m78[7A5]	
R7001	RES_402	m78[70D8]	R7604	RES_402	m78[76A3]	SDF4721	PCB_STANDOFF	m78[47C1]	ZH0715	MTGHOLE m78[7A5]	
R7002	RES_402	m78[70C8]	R7606	RES_402	m78[76A4]	SDF9000	PCB_STANDOFF	m78[90B7]	ZH0718	MTGHOLE m78[7A5]	
R7003	RES_402	m78[70C8]	R7607	RES_402	m78[76A4]	SDF9001	PCB_STANDOFF	m78[90A7]	ZH0720	MTGHOLE m78[7A4]	
R7005	RES_402	m78[70D5]	R7612	RES_402	m78[76A6]	SDF9800	PCB_STANDOFF	m78[98D5]	ZH0722	MTGHOLE m78[7B4]	
R7006	RES_402	m78[70D5]	R7613	RES_402	m78[76D7]	SDF9801	PCB_STANDOFF	m78[98D5]	ZH0723	MTGHOLE m78[7B4]	
R7007	RES_402	m78[70D									